Access Google's best plus Claude, Llama, and Gemma. Fine-tune and deploy from one console.
Build, govern, and optimize agents and models with Gemini Enterprise Agent Platform.
Start Free
Earn up to 16% annual interest with Nexo.
Access competitive interest rates on your digital assets.
Generate interest, borrow against your crypto, and trade a range of cryptocurrencies — all in one platform.
Geographic restrictions, eligibility, and terms apply.
cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core
This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips
The code here is no longer up to date.
The VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set. The TLB and assorted control registers will be included soon (as of fev 2015). The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5%...
Simple Lossless Ad-hoc Protocol (SLAP) is designed to be used for wireless digital data transfer on embedded systems. The program is built for uClinux, a derivative of Linux designed for embedded microcontrollers, but can be easily ported.