IEEE VHDL-93 LRM supported parser implemented in Java, APIs Python/Tcl
IEEE LRM compliant System Verilog Parser in Java with Python, Tcl API
Simple and intuitive 2D vector drawing for electronics and not only.
Electronic design and programming tools suite like Eagle, MpLab
A graphical Finite State Machine (FSM) designer.