IEEE VHDL-93 LRM supported parser implemented in Java, APIs Python/Tcl
IEEE LRM compliant System Verilog Parser in Java with Python, Tcl API
Text based timing diagram generator
Convert DXF drawings of circuit boards to gEDA-PCB files.
A graphical Finite State Machine (FSM) designer.