This software is a tool for designing electronic circuits using LaTeX.
VHDL Verification and Simulation Tool
IEEE LRM compliant System Verilog Parser in Java with Python, Tcl API
Eclipse-based IDE for design verification tasks
Python Gerber to G-code converter
A graphical Finite State Machine (FSM) designer.