Doxverilog is a nativ Verilog/SystemVerilog parser for the Doxygen documentation generator. This allows the production of advanced documentation from Verilog/SystemVerilog sourcecode.
Using an input XML source file, the parser generates the header file, the code to access the error messages and the documentation (DocBook and doxygen). The error messages and documentation are available in multiple languages.