Search Results for "textronics design software"

x
Sort By:

Showing 4 open source projects for "textronics design software"

View related business solutions
Distributed Computing C Clear Filters & Widen Search
  • Paessler - Monitor Your Whole Network in Minutes Icon
    Paessler - Monitor Your Whole Network in Minutes

    Auto-discovery finds your devices and deploys pre-configured sensors instantly. No project plan required, just visibility from day one.

    Waiting weeks for a monitoring rollout isn't an option when infrastructure doesn't stop running. PRTG's auto-discovery scans your network and suggests from over 200 pre-configured sensor types, so you're watching servers, applications and devices within minutes, not after a multi-week deployment. Enterprise-strength monitoring, without the enterprise complexity. Start your free trial today.
    Start Free 30-Day Trial
  • Build Data Resilience - Take the Assessment Today Icon
    Build Data Resilience - Take the Assessment Today

    Can you recover when it matters most? Take this quick assessment to identify gaps and build greater recovery confidence.

    Is your recovery strategy as strong as you think? Take this quick self-assessment to check your recovery readiness and gain tailored insights. In only 2 minutes, you'll learn where you fall on the recovery readiness scale.
    Take the Assessment
  • 1
    SINGHAL mutual exclusion in FreeBSD

    SINGHAL mutual exclusion in FreeBSD

    Design and Implementation of the Singhal token based mutual exclusion

    [ Design and Implementation of the Singhal token based mutual exclusion algorithm in kernel-space of FreeBSD ] | Data & Network Security Lab (DNSL) | Room 501, Floor 5, | Department of Computer Engineering | Sharif University of Technology | Azadi Ave., Tehran, Iran Vahid Khodabakhshi <vkhodabakhshi@ce.sharif.edu> Vahid Ranjbar <vranjbar@ce.sharif.edu> Also see the Acknowledgement file Please send bugs to our e-mail
    Downloads: 0 This Week
    Last Update:
    See Project
  • 2
    FpgaC compiles a subset of the C language to net lists which can be imported into an FPGA vendors tool chains. C provides an excellent alternative to VHDL/Verilog for algorithmic expression of FPGA reconfigurable computing tasks. More info in wiki.
    Leader badge
    Downloads: 0 This Week
    Last Update:
    See Project
  • 3
    Core Balance is a simple TCP Load Balancing proxy designed to balance connections based on node speed and number of cores. The design was intended to balance a distcc cluster. It features a status report in HTTP and an interactive mode.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 4
    This is meant to be a powerful, but easy to use math software. It's by the user and for the users.
    Downloads: 0 This Week
    Last Update:
    See Project
  • $300 Free Credits to Build on Google Cloud Icon
    $300 Free Credits to Build on Google Cloud

    New customers can spin up VMs, build with AI, and query data at no cost.

    Put your $300 in credit toward real workloads, then keep building with free monthly usage for 20+ products. No commitment and no charge until you upgrade.
    Start Free
  • Previous
  • You're on page 1
  • Next

Related Searches

Related Categories