Showing 10 open source projects for "vhdl software"

View related business solutions
  • Atera all-in-one platform IT management software with AI agents Icon
    Atera all-in-one platform IT management software with AI agents

    Ideal for internal IT departments or managed service providers (MSPs)

    Atera’s AI agents don’t just assist, they act. From detection to resolution, they handle incidents and requests instantly, taking your IT management from automated to autonomous.
    Learn More
  • Free and Open Source HR Software Icon
    Free and Open Source HR Software

    OrangeHRM provides a world-class HRIS experience and offers everything you and your team need to be that HR hero you know that you are.

    Give your HR team the tools they need to streamline administrative tasks, support employees, and make informed decisions with the OrangeHRM free and open source HR software.
    Learn More
  • 1
    GHDL

    GHDL

    VHDL 2008/93/87 simulator

    This directory contains the sources of GHDL, the open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL, a Hardware Description Language (HDL). GHDL is not an interpreter: it allows you to analyze and elaborate sources for generating machine code from your design. Native program execution is the only way for high-speed simulation. Full support for the 1987, 1993, 2002 versions of the IEEE 1076 VHDL standard, and partial for the 2008 and 2019 revisions. By using a...
    Downloads: 40 This Week
    Last Update:
    See Project
  • 2
    Clash

    Clash

    Haskell to VHDL/Verilog/SystemVerilog compiler

    Clash is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. It provides a familiar structural design approach to both combinational and synchronous sequential circuits. The Clash compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog. Clash is an open-source project, licensed under the permissive BSD2 license, and actively maintained by QBayLogic. The...
    Downloads: 2 This Week
    Last Update:
    See Project
  • 3
    Convert C++ software programs into synthesisable Verilog using the Clang compiler frontend to parse and SystemC for intermediates.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 4
    Project 2306 IDE Rad MacOS MCU DeveR

    Project 2306 IDE Rad MacOS MCU DeveR

    Electronic design and programming tools suite like Eagle, MpLab

    Currently Only MacOS is Present, PreAlpha means not Ready to use, Application is provided Without Strict Garantee, License not OSI. All others platform Windows, Linux, HaikuOS STILL under TEST, Dummy "Hello world" is provided instead Project2306 IDE : Application pour la programmation de Microcontroleurs et d' Application Electronique Project2306 IDE : for All whom want to Create and Develop on Embed Platform Software as Programming Tools suite and PCB Design Planned...
    Downloads: 0 This Week
    Last Update:
    See Project
  • Electronic Lab Notebook (ELN) Software Icon
    Electronic Lab Notebook (ELN) Software

    Ideal for any lab. Whether you’re just starting up, a small or large academic institution, or a globally operating company.

    eLabJournal is an all-in-one Electronic Lab Notebook (ELN) software that includes sample tracking and protocol management modules.
    Learn More
  • 5
    PHDL

    PHDL

    An HDL alternative to PCB graphical schematic capture tools.

    PHDL is an HDL that functions as an alternative to mainstream graphical schematic capture tools. The language is compiled into a pcb netlist which can then be imported into a layout tool. We are currently on version 2.1 of the tool. We have created an eclipse plugin version of the tool as well as a standalone command-line based version. Both function identically and output a netlist that can be imported into a pcb layout tool. VHDL revolutionized how FPGA designs and digital logic...
    Downloads: 0 This Week
    Last Update:
    See Project
  • 6
    FPGAsm

    FPGAsm

    Create fast bare-metal FPGA designs without Verilog or VHDL

    FPGAsm is a low-level alternative to verilog and VHDL. A near-instant 'assembler for FPGAs', this simple yet powerful language facilitates bottom-up design, layout and wiring of modules, and generation of .xdl output. With about 10 keywords to learn, you can start making circuits in minutes. Now you can focus on learning the ins and outs of the FPGA instead of complex tools and languages. Fast turnaround time and bottom-up approach invite exploration, experimentation, live circuit...
    Downloads: 0 This Week
    Last Update:
    See Project
  • 7
    FpgaC compiles a subset of the C language to net lists which can be imported into an FPGA vendors tool chains. C provides an excellent alternative to VHDL/Verilog for algorithmic expression of FPGA reconfigurable computing tasks. More info in wiki.
    Downloads: 2 This Week
    Last Update:
    See Project
  • 8
    This project contains a set of tools for formal verification and static analysis of VHDL design.
    Downloads: 0 This Week
    Last Update:
    See Project
  • 9
    VHDLC is a VHDL to C++ translator aiming at full VHDL '93 compliance. It provides the translator and supporting VHDL libraries for the target host C++ compiler.
    Downloads: 0 This Week
    Last Update:
    See Project
  • Automate Proposals with AI in Microsoft Word. Icon
    Automate Proposals with AI in Microsoft Word.

    Streamline proposal creation with the smartest AI, the best content, seamless integration with Microsoft Word, and unmatched efficiency.

    Automate your best practices, processes, and standards to guide your proposal writers, sales teams, and subject experts. And don’t worry, it’s so easy to use they will use it. We would love the opportunity to help you quantify the impact your business can expect from investing in Expedience Software. Click here to request a Return on Investment (ROI) calculation. In this 15-minute session, we will ask 20 simple questions to assess and grade your current proposal quality and scalability. Manual proposal processes are likely costing you far more than you realize. These models waste time and kill the productivity of proposal writers, sales team members, senior staff, and subject experts.
    Learn More
  • 10
    SHELLEY Software HardwarE Light LanguagE Yep !
    Downloads: 0 This Week
    Last Update:
    See Project
  • Previous
  • You're on page 1
  • Next