A New Programming Language for FPGA Projects
Translates state machine into a target programming language.
Open-source code generator for Simulink/Stateflow
C++ CASE tool, full life cycle code generator
a CLI generator and and SW library
A Compiler Development Toolkit
Redesigner is a tool to generate and validate ASP.NET designer files
controlled_vars.h to always work with valid variables