RSTK is a C language program that generates Reed-Solomon HDL source code modules that can be compiled and synthesized using standard VHDL or Verilog compilers and synthesis tools.
Release Date:
2003-09-10
Topics:
License:
Ratings and Reviews
Be the first to post a text review of Reed-Solomon Core Compiler. Rate and review a project by clicking thumbs up or thumbs down in the right column.
Project Feed
-
Project Information Updated
-
Tracker artifact added
Anonymous created the rstk file artifact -
Tracker artifact added
Anonymous created the the verilog code generation for different block size artifact -
Forum comment added
jswilly commented on the RE: I want to use this in a commercial produc forum thread -
Forum thread added
brian_korsedal created the I want to use this in a commercial product forum thread -
Forum comment added
jswilly commented on the RE: forney.v troubles: forum thread -
Forum thread added
lifeslice created the rs_polyreg.v listing forum thread -
Forum thread added
lifeslice created the forney.v troubles: forum thread -
Forum comment added
lifeslice commented on the OK, I've just found that pow_alpha table forum thread -
Forum comment added
jswilly commented on the RE: ROM Tables for Forney Algorithm forum thread
Rate and Review
Be the first person to add a text review.
Related Projects
Reed-Solomon Core Compiler Actions
About SourceForge
Develop Software
Copyright © 2009 Geeknet, Inc. All rights reserved. Terms of Use
