Orchestra, a SoC Generator
alphaDescription
The main target of this project is to create a Open Source System on Chip generator for FPGA. This generator will use following technologies: Python, Wishbone SoC bus specifications and VHDL.
Update Notifications
User Reviews
Be the first to post a review of Orchestra, a SoC Generator!