Logic Circuit Simulation in C++

beta
Add a Review
1 Download (This Week)
Last Update:
Download libLCS-0.0.59.zip
Browse All Files

Description

libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.

Logic Circuit Simulation in C++ Web Site

Update Notifications





Write a Review

User Reviews

Be the first to post a review of Logic Circuit Simulation in C++!

Additional Project Details

Languages

English

Intended Audience

Education, Science/Research, Telecommunications Industry

Programming Language

C++

Registered

2006-09-18
Screenshots can attract more users to your project.
Features can attract more users to your project.

Icons must be PNG, GIF, or JPEG and less than 1 MiB in size. They will be displayed as 48x48 images.