iRisc
planningDescription
A behavioral and RTL model of RISC-based 32/64 bit CPU written in C++ with the help of SystemC library. The model is a part of a test bench model which can be compiled and used as an emulator.
Categories
License
Update Notifications
User Reviews
Be the first to post a review of iRisc!