FSMDesigner4 is a C++ based implementation for a Finite State Machine (FSM) design tool with integrated Hardware Description Language (HDL) generation. FSMDesigner4 uses the Simple-Moore FSM model guaranteeing efficient fast complex control circuits.
http://ra.ziti.uni-heidelberg.de/index.php?page=projects&id=fsmdes4
batfink_sf created the No Package 'Qt..." found forum thread
Implemented SVG export, printing should work, improved state mnenonic map (include color), implement mnenonic maps for complete projects, and several small bugfixes. Additionally, version 1.2 adds System Verilog Assertions as an option for the HDL output ...
Version 1.2 was released today. This version improves several parts and introduces some new features. The main new features are .svg export and System Verilog Assertions (SVA) support for verification. Using this feature it is possible for example to ...
* more intuitive property editing * fixed many build-related problems * building tested on OpenSuSE 10.2 & 10.3 * need more testers...
Version 1.1 was released today. This version incorporates many build related improvements as well as more intuitive property editing. The configure script now actually tests for required librariess and programs; the property widget immediately updates ...
The FSMDesigner subversion respository has moved from our own servers to sourceforge.net. Also, the wiki is online. Currenlty installation and open tasks are documented. We hope to add more soon.
The FSMDesigner project is going open-source and is pleased to announce the start of an SourceForge Project to facilitate access to the project.
Copyright © 2009 SourceForge, Inc. All rights reserved. Terms of Use