Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage report metrics viewable via GUI or ASCII format.
This project is ported to github and can be found at:
https://github.com/chiphackers/covered
License
GNU General Public License version 2.0 (GPLv2)Follow Covered
Other Useful Business Software
Error to trace to log to deploy. One click. No SSH.
AppSignal links every error to the trace, the trace to the log, the log to the deploy that shipped it.
Rate This Project
Login To Rate This Project
User Reviews
Be the first to post a review of Covered!