Agile Verification

planning
Add a Review
0 Downloads (This Week)
Last Update:

Description

Holds all information related to creating an Agile Development Methodology geared towards ASIC/FPGA Verification.

Agile Verification Web Site

Update Notifications





Write a Review

User Reviews

Be the first to post a review of Agile Verification!

Additional Project Details

Intended Audience

Advanced End Users, Management

Programming Language

VHDL/Verilog

Registered

2009-03-18
Screenshots can attract more users to your project.
Features can attract more users to your project.

Icons must be PNG, GIF, or JPEG and less than 1 MiB in size. They will be displayed as 48x48 images.