Home

scicoshdl

Scicos-HDL is a tool to design digital circuit system; it integrates the hardware circuit, algorithm and Scilab/Scicos environment as a plat for digital circuit design, simulation and Hardware Description Language generation. ZhangDong & KangCai

Screenshot thumbnail
simulation
Screenshot thumbnail
circuit diagram
Screenshot thumbnail
synthesized 74138' HDL generated by Scicos HDL by Synplify
Screenshot thumbnail
D trigget synthesizedby by Synplify
Screenshot thumbnail
Peripheral circuit of single chip synthesize by Synplify
Screenshot thumbnail
4-bit-couter


Project Admins: