[b36697]: src / runtime / ppc-arch.c Maximize Restore History

Download this file

ppc-arch.c    361 lines (287 with data), 9.0 kB

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
#include <stdio.h>
#include "sbcl.h"
#include "arch.h"
#include "globals.h"
#include "validate.h"
#include "os.h"
#include "lispregs.h"
#include "signal.h"
#include "interrupt.h"
#include "interr.h"
/* The header files may not define PT_DAR/PT_DSISR. This definition
is correct for all versions of ppc linux >= 2.0.30
As of DR2.1u4, MkLinux doesn't pass these registers to signal
handlers correctly; a patch is necessary in order to (partially)
correct this.
Even with the patch, the DSISR may not have its 'write' bit set
correctly (it tends not to be set if the fault was caused by
something other than a protection violation.)
Caveat callers. */
#ifndef PT_DAR
#define PT_DAR 41
#endif
#ifndef PT_DSISR
#define PT_DSISR 42
#endif
void arch_init() {
}
os_vm_address_t
arch_get_bad_addr(int sig, siginfo_t *code, os_context_t *context)
{
unsigned int *pc = (unsigned int *)(*os_context_pc_addr(context));
os_vm_address_t addr;
/* Make sure it's not the pc thats bogus, and that it was lisp code */
/* that caused the fault. */
if ((((unsigned long)pc) & 3) != 0 ||
((pc < READ_ONLY_SPACE_START ||
pc >= READ_ONLY_SPACE_START+READ_ONLY_SPACE_SIZE) &&
((lispobj *)pc < current_dynamic_space ||
(lispobj *)pc >= current_dynamic_space + DYNAMIC_SPACE_SIZE)))
return 0;
addr = (os_vm_address_t) (*os_context_register_addr(context,PT_DAR));
return addr;
}
void
arch_skip_instruction(os_context_t *context)
{
((char*)*os_context_pc_addr(context)) +=4;
}
unsigned char *
arch_internal_error_arguments(os_context_t *context)
{
return (unsigned char *)(*os_context_pc_addr(context)+4);
}
boolean
arch_pseudo_atomic_atomic(os_context_t *context)
{
return ((*os_context_register_addr(context,reg_ALLOC)) & 4);
}
#define PSEUDO_ATOMIC_INTERRUPTED_BIAS 0x7f000000
void
arch_set_pseudo_atomic_interrupted(os_context_t *context)
{
*os_context_register_addr(context,reg_NL3)
+= PSEUDO_ATOMIC_INTERRUPTED_BIAS;
}
unsigned long
arch_install_breakpoint(void *pc)
{
unsigned long *ptr = (unsigned long *)pc;
unsigned long result = *ptr;
*ptr = (3<<26) | (5 << 21) | trap_Breakpoint;
os_flush_icache((os_vm_address_t) pc, sizeof(unsigned long));
return result;
}
void
arch_remove_breakpoint(void *pc, unsigned long orig_inst)
{
*(unsigned long *)pc = orig_inst;
os_flush_icache((os_vm_address_t) pc, sizeof(unsigned long));
}
static unsigned long *skipped_break_addr, displaced_after_inst;
static sigset_t orig_sigmask;
void
arch_do_displaced_inst(os_context_t *context,unsigned int orig_inst)
{
/* not sure how we ensure that we get the breakpoint reinstalled
* after doing this -dan */
unsigned long *pc = (unsigned long *)(*os_context_pc_addr(context));
orig_sigmask = *os_context_sigmask_addr(context);
sigaddset_blockable(os_context_sigmask_addr(context));
*pc = orig_inst;
os_flush_icache((os_vm_address_t) pc, sizeof(unsigned long));
skipped_break_addr = pc;
}
static void
sigtrap_handler(int signal, siginfo_t *siginfo, os_context_t *context)
{
u32 code;
sigset_t *mask;
#ifdef LISP_FEATURE_LINUX
os_restore_fp_control(context);
#endif
mask=(os_context_sigmask_addr(context));
sigsetmask(mask);
code=*((u32 *)(*os_context_pc_addr(context)));
if (code == ((3 << 26) | (16 << 21) | (reg_ALLOC << 16))) {
/* twlti reg_ALLOC,0 - check for deferred interrupt */
*os_context_register_addr(context,reg_ALLOC)
-= PSEUDO_ATOMIC_INTERRUPTED_BIAS;
arch_skip_instruction(context);
/* interrupt or GC was requested in PA; now we're done with the
PA section we may as well get around to it */
interrupt_handle_pending(context);
return;
}
if ((code >> 16) == ((3 << 10) | (6 << 5))) {
/* twllei reg_ZERO,N will always trap if reg_ZERO = 0 */
int trap = code & 0x1f;
switch (trap) {
case trap_Halt:
fake_foreign_function_call(context);
lose("%%primitive halt called; the party is over.\n");
case trap_Error:
case trap_Cerror:
interrupt_internal_error(signal, code, context, trap == trap_Cerror);
break;
case trap_PendingInterrupt:
/* when do we run this branch instead of the twlti code above? */
arch_skip_instruction(context);
interrupt_handle_pending(context);
break;
case trap_Breakpoint:
handle_breakpoint(signal, code, context);
break;
case trap_FunEndBreakpoint:
*os_context_pc_addr(context)
=(int)handle_fun_end_breakpoint(signal, code, context);
break;
case trap_AfterBreakpoint:
*skipped_break_addr = trap_Breakpoint;
skipped_break_addr = NULL;
*(unsigned long *)*os_context_pc_addr(context)
= displaced_after_inst;
*os_context_sigmask_addr(context)= orig_sigmask;
os_flush_icache((os_vm_address_t) *os_context_pc_addr(context),
sizeof(unsigned long));
break;
default:
interrupt_handle_now(signal, code, context);
break;
}
#ifdef LISP_FEATURE_DARWIN
sigreturn(context);
#endif
return;
}
if (((code >> 26) == 3) && (((code >> 21) & 31) == 24)) {
interrupt_internal_error(signal, code, context, 0);
#ifdef LISP_FEATURE_DARWIN
sigreturn(context);
#endif
return;
}
interrupt_handle_now(signal, code, context);
#ifdef LISP_FEATURE_DARWIN
/* Work around G5 bug */
sigreturn(context);
#endif
}
void arch_install_interrupt_handlers()
{
undoably_install_low_level_interrupt_handler(SIGILL,sigtrap_handler);
undoably_install_low_level_interrupt_handler(SIGTRAP,sigtrap_handler);
}
extern lispobj call_into_lisp(lispobj fun, lispobj *args, int nargs);
lispobj funcall0(lispobj function)
{
lispobj *args = current_control_stack_pointer;
return call_into_lisp(function, args, 0);
}
lispobj funcall1(lispobj function, lispobj arg0)
{
lispobj *args = current_control_stack_pointer;
current_control_stack_pointer += 1;
args[0] = arg0;
return call_into_lisp(function, args, 1);
}
lispobj funcall2(lispobj function, lispobj arg0, lispobj arg1)
{
lispobj *args = current_control_stack_pointer;
current_control_stack_pointer += 2;
args[0] = arg0;
args[1] = arg1;
return call_into_lisp(function, args, 2);
}
lispobj funcall3(lispobj function, lispobj arg0, lispobj arg1, lispobj arg2)
{
lispobj *args = current_control_stack_pointer;
current_control_stack_pointer += 3;
args[0] = arg0;
args[1] = arg1;
args[2] = arg2;
return call_into_lisp(function, args, 3);
}
void
ppc_flush_icache(os_vm_address_t address, os_vm_size_t length)
{
os_vm_address_t end = (os_vm_address_t) ((int)(address+length+(32-1)) &~(32-1));
extern void ppc_flush_cache_line(os_vm_address_t);
while (address < end) {
ppc_flush_cache_line(address);
address += 32;
}
}
#ifdef LISP_FEATURE_LINKAGE_TABLE
/* Linkage tables for PowerPC
*
* Linkage entry size is 16, because we need at least 4 instructions to
* implement a jump.
*/
/*
* Define the registers to use in the linkage jump table. Can be the
* same. Some care must be exercised when choosing these. It has to be
* a register that is not otherwise being used. reg_NFP is a good
* choice. call_into_c trashes reg_NFP without preserving it, so we can
* trash it in the linkage jump table.
*/
#define LINKAGE_TEMP_REG reg_NFP
#define LINKAGE_ADDR_REG reg_NFP
/*
* Insert the necessary jump instructions at the given address.
*/
void
arch_write_linkage_table_jmp(void* reloc_addr, void *target_addr)
{
/*
* Make JMP to function entry.
*
* The instruction sequence is:
*
* addis 13, 0, (hi part of addr)
* ori 13, 13, (low part of addr)
* mtctr 13
* bctr
*
*/
int* inst_ptr;
unsigned long hi; /* Top 16 bits of address */
unsigned long lo; /* Low 16 bits of address */
unsigned int inst;
inst_ptr = (int*) reloc_addr;
/*
* Split the target address into hi and lo parts for the sethi
* instruction. hi is the top 22 bits. lo is the low 10 bits.
*/
hi = (unsigned long) target_addr;
lo = hi & 0xffff;
hi >>= 16;
/*
* addis 13, 0, (hi part)
*/
inst = (15 << 26) | (LINKAGE_TEMP_REG << 21) | (0 << 16) | hi;
*inst_ptr++ = inst;
/*
* ori 13, 13, (lo part)
*/
inst = (24 << 26) | (LINKAGE_TEMP_REG << 21) | (LINKAGE_TEMP_REG << 16) | lo;
*inst_ptr++ = inst;
/*
* mtctr 13
*/
inst = (31 << 26) | (LINKAGE_TEMP_REG << 21) | (9 << 16) | (467 << 1);
*inst_ptr++ = inst;
/*
* bctr
*/
inst = (19 << 26) | (20 << 21) | (528 << 1);
*inst_ptr++ = inst;
*inst_ptr++ = inst;
os_flush_icache((os_vm_address_t) reloc_addr, (char*) inst_ptr - (char*) reloc_addr);
}
void
arch_write_linkage_table_ref(void * reloc_addr, void *target_addr)
{
*(unsigned long *)reloc_addr = (unsigned long)target_addr;
}
#endif