I made 2 fixes for the simulations with VHDL files on the schematic.
- I added the support for the vectors
- Now the input signals will be displayed at left and the output signals at right of the component, according to the convention.
I think that this time the concept is good, and the fixes were made in a good manner.
How do you think ?