This is an automated email from Gerrit.
IS2T development team (devel@...) just uploaded a new patch set to Gerrit, which you can find at http://openocd.zylin.com/1002
Author: is2t <devel@...>
Date: Fri Dec 7 08:15:03 2012 +0100
LPC1788 target configuration file.
Signed-off-by: is2t <devel@...>
diff --git a/tcl/target/lpc1788.cfg b/tcl/target/lpc1788.cfg
new file mode 100644
@@ -0,0 +1,17 @@
+# NXP LPC1788 Cortex-M3 with 512kB Flash and 64kB Local On-Chip SRAM,
+set CHIPNAME lpc1788
+set CPUTAPID 0x4ba00477
+set CPURAMSIZE 0x10000
+set CPUROMSIZE 0x80000
+# After reset the chip is clocked by the ~12MHz internal RC oscillator.
+# When board-specific code (reset-init handler or device firmware)
+# configures another oscillator and/or PLL0, set CCLK to match; if
+# you don't, then flash erase and write operations may misbehave.
+# (The ROM code doing those updates cares about core clock speed...)
+# CCLK is the core clock frequency in KHz
+set CCLK 12000
+#Include the main configuration file.
+source [find target/lpc17xx.cfg];
\ No newline at end of file