Work at SourceForge, help us to make it a better place! We have an immediate need for a Support Technician in our San Francisco or Denver office.

Close

[8ad5a4]: STM8S_StdPeriph_Driver / inc / stm8s.h Maximize Restore History

Download this file

stm8s.h    2740 lines (2379 with data), 113.9 kB

   1
   2
   3
   4
   5
   6
   7
   8
   9
  10
  11
  12
  13
  14
  15
  16
  17
  18
  19
  20
  21
  22
  23
  24
  25
  26
  27
  28
  29
  30
  31
  32
  33
  34
  35
  36
  37
  38
  39
  40
  41
  42
  43
  44
  45
  46
  47
  48
  49
  50
  51
  52
  53
  54
  55
  56
  57
  58
  59
  60
  61
  62
  63
  64
  65
  66
  67
  68
  69
  70
  71
  72
  73
  74
  75
  76
  77
  78
  79
  80
  81
  82
  83
  84
  85
  86
  87
  88
  89
  90
  91
  92
  93
  94
  95
  96
  97
  98
  99
 100
 101
 102
 103
 104
 105
 106
 107
 108
 109
 110
 111
 112
 113
 114
 115
 116
 117
 118
 119
 120
 121
 122
 123
 124
 125
 126
 127
 128
 129
 130
 131
 132
 133
 134
 135
 136
 137
 138
 139
 140
 141
 142
 143
 144
 145
 146
 147
 148
 149
 150
 151
 152
 153
 154
 155
 156
 157
 158
 159
 160
 161
 162
 163
 164
 165
 166
 167
 168
 169
 170
 171
 172
 173
 174
 175
 176
 177
 178
 179
 180
 181
 182
 183
 184
 185
 186
 187
 188
 189
 190
 191
 192
 193
 194
 195
 196
 197
 198
 199
 200
 201
 202
 203
 204
 205
 206
 207
 208
 209
 210
 211
 212
 213
 214
 215
 216
 217
 218
 219
 220
 221
 222
 223
 224
 225
 226
 227
 228
 229
 230
 231
 232
 233
 234
 235
 236
 237
 238
 239
 240
 241
 242
 243
 244
 245
 246
 247
 248
 249
 250
 251
 252
 253
 254
 255
 256
 257
 258
 259
 260
 261
 262
 263
 264
 265
 266
 267
 268
 269
 270
 271
 272
 273
 274
 275
 276
 277
 278
 279
 280
 281
 282
 283
 284
 285
 286
 287
 288
 289
 290
 291
 292
 293
 294
 295
 296
 297
 298
 299
 300
 301
 302
 303
 304
 305
 306
 307
 308
 309
 310
 311
 312
 313
 314
 315
 316
 317
 318
 319
 320
 321
 322
 323
 324
 325
 326
 327
 328
 329
 330
 331
 332
 333
 334
 335
 336
 337
 338
 339
 340
 341
 342
 343
 344
 345
 346
 347
 348
 349
 350
 351
 352
 353
 354
 355
 356
 357
 358
 359
 360
 361
 362
 363
 364
 365
 366
 367
 368
 369
 370
 371
 372
 373
 374
 375
 376
 377
 378
 379
 380
 381
 382
 383
 384
 385
 386
 387
 388
 389
 390
 391
 392
 393
 394
 395
 396
 397
 398
 399
 400
 401
 402
 403
 404
 405
 406
 407
 408
 409
 410
 411
 412
 413
 414
 415
 416
 417
 418
 419
 420
 421
 422
 423
 424
 425
 426
 427
 428
 429
 430
 431
 432
 433
 434
 435
 436
 437
 438
 439
 440
 441
 442
 443
 444
 445
 446
 447
 448
 449
 450
 451
 452
 453
 454
 455
 456
 457
 458
 459
 460
 461
 462
 463
 464
 465
 466
 467
 468
 469
 470
 471
 472
 473
 474
 475
 476
 477
 478
 479
 480
 481
 482
 483
 484
 485
 486
 487
 488
 489
 490
 491
 492
 493
 494
 495
 496
 497
 498
 499
 500
 501
 502
 503
 504
 505
 506
 507
 508
 509
 510
 511
 512
 513
 514
 515
 516
 517
 518
 519
 520
 521
 522
 523
 524
 525
 526
 527
 528
 529
 530
 531
 532
 533
 534
 535
 536
 537
 538
 539
 540
 541
 542
 543
 544
 545
 546
 547
 548
 549
 550
 551
 552
 553
 554
 555
 556
 557
 558
 559
 560
 561
 562
 563
 564
 565
 566
 567
 568
 569
 570
 571
 572
 573
 574
 575
 576
 577
 578
 579
 580
 581
 582
 583
 584
 585
 586
 587
 588
 589
 590
 591
 592
 593
 594
 595
 596
 597
 598
 599
 600
 601
 602
 603
 604
 605
 606
 607
 608
 609
 610
 611
 612
 613
 614
 615
 616
 617
 618
 619
 620
 621
 622
 623
 624
 625
 626
 627
 628
 629
 630
 631
 632
 633
 634
 635
 636
 637
 638
 639
 640
 641
 642
 643
 644
 645
 646
 647
 648
 649
 650
 651
 652
 653
 654
 655
 656
 657
 658
 659
 660
 661
 662
 663
 664
 665
 666
 667
 668
 669
 670
 671
 672
 673
 674
 675
 676
 677
 678
 679
 680
 681
 682
 683
 684
 685
 686
 687
 688
 689
 690
 691
 692
 693
 694
 695
 696
 697
 698
 699
 700
 701
 702
 703
 704
 705
 706
 707
 708
 709
 710
 711
 712
 713
 714
 715
 716
 717
 718
 719
 720
 721
 722
 723
 724
 725
 726
 727
 728
 729
 730
 731
 732
 733
 734
 735
 736
 737
 738
 739
 740
 741
 742
 743
 744
 745
 746
 747
 748
 749
 750
 751
 752
 753
 754
 755
 756
 757
 758
 759
 760
 761
 762
 763
 764
 765
 766
 767
 768
 769
 770
 771
 772
 773
 774
 775
 776
 777
 778
 779
 780
 781
 782
 783
 784
 785
 786
 787
 788
 789
 790
 791
 792
 793
 794
 795
 796
 797
 798
 799
 800
 801
 802
 803
 804
 805
 806
 807
 808
 809
 810
 811
 812
 813
 814
 815
 816
 817
 818
 819
 820
 821
 822
 823
 824
 825
 826
 827
 828
 829
 830
 831
 832
 833
 834
 835
 836
 837
 838
 839
 840
 841
 842
 843
 844
 845
 846
 847
 848
 849
 850
 851
 852
 853
 854
 855
 856
 857
 858
 859
 860
 861
 862
 863
 864
 865
 866
 867
 868
 869
 870
 871
 872
 873
 874
 875
 876
 877
 878
 879
 880
 881
 882
 883
 884
 885
 886
 887
 888
 889
 890
 891
 892
 893
 894
 895
 896
 897
 898
 899
 900
 901
 902
 903
 904
 905
 906
 907
 908
 909
 910
 911
 912
 913
 914
 915
 916
 917
 918
 919
 920
 921
 922
 923
 924
 925
 926
 927
 928
 929
 930
 931
 932
 933
 934
 935
 936
 937
 938
 939
 940
 941
 942
 943
 944
 945
 946
 947
 948
 949
 950
 951
 952
 953
 954
 955
 956
 957
 958
 959
 960
 961
 962
 963
 964
 965
 966
 967
 968
 969
 970
 971
 972
 973
 974
 975
 976
 977
 978
 979
 980
 981
 982
 983
 984
 985
 986
 987
 988
 989
 990
 991
 992
 993
 994
 995
 996
 997
 998
 999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
/**
******************************************************************************
* @file stm8s.h
* @author MCD Application Team
* @version V2.1.0
* @date 18-November-2011
* @brief This file contains all HW registers definitions and memory mapping.
******************************************************************************
* @attention
*
* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
* TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
* DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
* FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
* CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
*
* <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __STM8S_H
#define __STM8S_H
/** @addtogroup STM8S_StdPeriph_Driver
* @{
*/
/* Uncomment the line below according to the target STM8S or STM8A device used in your
application. */
/* #define STM8S208 */ /*!< STM8S High density devices with CAN */
/* #define STM8S207 */ /*!< STM8S High density devices without CAN */
/* #define STM8S007 */ /*!< STM8S Value Line High density devices */
/* #define STM8AF52Ax */ /*!< STM8A High density devices with CAN */
/* #define STM8AF62Ax */ /*!< STM8A High density devices without CAN */
/* #define STM8S105 */ /*!< STM8S Medium density devices */
/* #define STM8S005 */ /*!< STM8S Value Line Medium density devices */
/* #define STM8AF626x */ /*!< STM8A Medium density devices */
/* #define STM8S103 */ /*!< STM8S Low density devices */
/* #define STM8S003 */ /*!< STM8S Value Line Low density devices */
/* #define STM8S903 */ /*!< STM8S Low density devices */
/* Tip: To avoid modifying this file each time you need to switch between these
devices, you can define the device in your toolchain compiler preprocessor.
- High-Density STM8A devices are the STM8AF52xx STM8AF6269/8x/Ax,
STM8AF51xx, and STM8AF6169/7x/8x/9x/Ax microcontrollers where the Flash memory
density ranges between 32 to 128 Kbytes
- Medium-Density STM8A devices are the STM8AF622x/4x, STM8AF6266/68,
STM8AF612x/4x, and STM8AF6166/68 microcontrollers where the Flash memory
density ranges between 8 to 32 Kbytes
- High-Density STM8S devices are the STM8S207xx, STM8S007 and STM8S208xx microcontrollers
where the Flash memory density ranges between 32 to 128 Kbytes.
- Medium-Density STM8S devices are the STM8S105x and STM8S005 microcontrollers
where the Flash memory density ranges between 16 to 32-Kbytes.
- Low-Density STM8S devices are the STM8S103xx, STM8S003 and STM8S903xx microcontrollers
where the Flash density is 8 Kbytes. */
#if !defined (STM8S208) && !defined (STM8S207) && !defined (STM8S105) && \
!defined (STM8S103) && !defined (STM8S903) && !defined (STM8AF52Ax) && \
!defined (STM8AF62Ax) && !defined (STM8AF626x) && !defined (STM8S007) && \
!defined (STM8S003)&& !defined (STM8S005)
#error "Please select first the target STM8S/A device used in your application (in stm8s.h file)"
#endif
/******************************************************************************/
/* Library configuration section */
/******************************************************************************/
/* Check the used compiler */
#if defined(__CSMC__)
#define _COSMIC_
#elif defined(__RCST7__)
#define _RAISONANCE_
#elif defined(__ICCSTM8__)
#define _IAR_
#elif defined(SDCC)
#define _SDCC_
#else
#error "Unsupported Compiler!" /* Compiler defines not found */
#endif
#if !defined USE_STDPERIPH_DRIVER
/* Comment the line below if you will not use the peripherals drivers.
In this case, these drivers will not be included and the application code will be
based on direct access to peripherals registers */
#define USE_STDPERIPH_DRIVER
#endif
/**
* @brief In the following line adjust the value of External High Speed oscillator (HSE)
used in your application
Tip: To avoid modifying this file each time you need to use different HSE, you
can define the HSE value in your toolchain compiler preprocessor.
*/
#if !defined HSE_Value
#if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax)
#define HSE_VALUE ((u32)24000000) /* Value of the External oscillator in Hz*/
#else
#define HSE_VALUE ((u32)14745600) /* Value of the External oscillator in Hz*/
#endif /* STM8S208 || STM8S207 || STM8S007 || STM8AF62Ax || STM8AF52Ax */
#endif /* HSE_Value */
/**
* @brief Definition of Device on-chip RC oscillator frequencies
*/
#define HSI_VALUE ((uint32_t)16000000) /*!< Typical Value of the HSI in Hz */
#define LSI_VALUE ((uint32_t)128000) /*!< Typical Value of the LSI in Hz */
#ifdef _COSMIC_
#define FAR @far
#define NEAR @near
#define TINY @tiny
#define EEPROM @eeprom
#define CONST const
#elif defined (_RAISONANCE_) /* __RCST7__ */
#define FAR far
#define NEAR data
#define TINY page0
#define EEPROM eeprom
#define CONST code
#if defined (STM8S208) || defined (STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax)
/*!< Used with memory Models for code higher than 64K */
#define MEMCPY fmemcpy
#else /* STM8S903, STM8S103, STM8S003, STM8S105, STM8AF626x */
/*!< Used with memory Models for code less than 64K */
#define MEMCPY memcpy
#endif /* STM8S208 or STM8S207 or STM8S007 or STM8AF62Ax or STM8AF52Ax */
#else /*_IAR_*/
#define FAR __far
// #define NEAR __near
#define NEAR //hack SDCC gets confused by __near
#define TINY __tiny
#define EEPROM __eeprom
#define CONST const
#endif /* __CSMC__ */
/* For FLASH routines, select whether pointer will be declared as near (2 bytes,
to handle code smaller than 64KB) or far (3 bytes, to handle code larger
than 64K) */
#if defined (STM8S105) || defined (STM8S005) || defined (STM8S103) || defined (STM8S003) || \
defined (STM8S903) || defined (STM8AF626x)
/*!< Used with memory Models for code smaller than 64K */
//#define PointerAttr NEAR
#define PointerAttr NEAR
#else /* STM8S208 or STM8S207 or STM8AF62Ax or STM8AF52Ax */
/*!< Used with memory Models for code higher than 64K */
#define PointerAttr FAR
#endif /* STM8S105 or STM8S103 or STM8S003 or STM8S903 or STM8AF626x */
/* Uncomment the line below to enable the FLASH functions execution from RAM */
#if !defined (RAM_EXECUTION)
/* #define RAM_EXECUTION (1) */
#endif /* RAM_EXECUTION */
#ifdef RAM_EXECUTION
#ifdef _COSMIC_
#define IN_RAM(a) a
#elif defined (_RAISONANCE_) /* __RCST7__ */
#define IN_RAM(a) a inram
#else /*_IAR_*/
#define IN_RAM(a) __ramfunc a
#endif /* _COSMIC_ */
#else
#define IN_RAM(a) a
#endif /* RAM_EXECUTION */
/*!< [31:16] STM8S Standard Peripheral Library main version V2.1.0*/
#define __STM8S_STDPERIPH_VERSION_MAIN ((uint8_t)0x02) /*!< [31:24] main version */
#define __STM8S_STDPERIPH_VERSION_SUB1 ((uint8_t)0x01) /*!< [23:16] sub1 version */
#define __STM8S_STDPERIPH_VERSION_SUB2 ((uint8_t)0x00) /*!< [15:8] sub2 version */
#define __STM8S_STDPERIPH_VERSION_RC ((uint8_t)0x00) /*!< [7:0] release candidate */
#define __STM8S_STDPERIPH_VERSION ( (__STM8S_STDPERIPH_VERSION_MAIN << 24)\
|(__STM8S_STDPERIPH_VERSION_SUB1 << 16)\
|(__STM8S_STDPERIPH_VERSION_SUB2 << 8)\
|(__STM8S_STDPERIPH_VERSION_RC))
/******************************************************************************/
/* Includes ------------------------------------------------------------------*/
/* Exported types and constants ----------------------------------------------*/
/** @addtogroup Exported_types
* @{
*/
/**
* IO definitions
*
* define access restrictions to peripheral registers
*/
#define __I volatile const /*!< defines 'read only' permissions */
#define __O volatile /*!< defines 'write only' permissions */
#define __IO volatile /*!< defines 'read / write' permissions */
#if defined(SDCC)
#include <stdint.h>
#else
/*!< Signed integer types */
typedef signed char int8_t;
typedef signed short int16_t;
typedef signed long int32_t;
/*!< Unsigned integer types */
typedef unsigned char uint8_t;
typedef unsigned short uint16_t;
typedef unsigned long uint32_t;
#endif
/*!< STM8 Standard Peripheral Library old types (maintained for legacy purpose) */
typedef int32_t s32;
typedef int16_t s16;
typedef int8_t s8;
typedef uint32_t u32;
typedef uint16_t u16;
typedef uint8_t u8;
typedef enum {FALSE = 0, TRUE = !FALSE} bool;
typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus, BitAction;
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define IS_FUNCTIONALSTATE_OK(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
#define U8_MAX (255)
#define S8_MAX (127)
#define S8_MIN (-128)
#define U16_MAX (65535u)
#define S16_MAX (32767)
#define S16_MIN (-32768)
#define U32_MAX (4294967295uL)
#define S32_MAX (2147483647)
#define S32_MIN (-2147483648uL)
/**
* @}
*/
/** @addtogroup MAP_FILE_Exported_Types_and_Constants
* @{
*/
/******************************************************************************/
/* IP registers structures */
/******************************************************************************/
/**
* @brief General Purpose I/Os (GPIO)
*/
typedef struct GPIO_struct
{
__IO uint8_t ODR; /*!< Output Data Register */
__IO uint8_t IDR; /*!< Input Data Register */
__IO uint8_t DDR; /*!< Data Direction Register */
__IO uint8_t CR1; /*!< Configuration Register 1 */
__IO uint8_t CR2; /*!< Configuration Register 2 */
}
GPIO_TypeDef;
/** @addtogroup GPIO_Registers_Reset_Value
* @{
*/
#define GPIO_ODR_RESET_VALUE ((uint8_t)0x00)
#define GPIO_DDR_RESET_VALUE ((uint8_t)0x00)
#define GPIO_CR1_RESET_VALUE ((uint8_t)0x00)
#define GPIO_CR2_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/*----------------------------------------------------------------------------*/
#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \
defined(STM8S903) || defined(STM8AF626x)
/**
* @brief Analog to Digital Converter (ADC1)
*/
typedef struct ADC1_struct
{
__IO uint8_t DB0RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB0RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB1RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB1RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB2RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB2RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB3RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB3RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB4RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB4RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB5RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB5RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB6RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB6RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB7RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB7RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB8RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB8RL; /*!< ADC1 Data Buffer Register (LSB) */
__IO uint8_t DB9RH; /*!< ADC1 Data Buffer Register (MSB) */
__IO uint8_t DB9RL; /*!< ADC1 Data Buffer Register (LSB) */
uint8_t RESERVED[12]; /*!< Reserved byte */
__IO uint8_t CSR; /*!< ADC1 control status register */
__IO uint8_t CR1; /*!< ADC1 configuration register 1 */
__IO uint8_t CR2; /*!< ADC1 configuration register 2 */
__IO uint8_t CR3; /*!< ADC1 configuration register 3 */
__IO uint8_t DRH; /*!< ADC1 Data high */
__IO uint8_t DRL; /*!< ADC1 Data low */
__IO uint8_t TDRH; /*!< ADC1 Schmitt trigger disable register high */
__IO uint8_t TDRL; /*!< ADC1 Schmitt trigger disable register low */
__IO uint8_t HTRH; /*!< ADC1 high threshold register High*/
__IO uint8_t HTRL; /*!< ADC1 high threshold register Low*/
__IO uint8_t LTRH; /*!< ADC1 low threshold register high */
__IO uint8_t LTRL; /*!< ADC1 low threshold register low */
__IO uint8_t AWSRH; /*!< ADC1 watchdog status register high */
__IO uint8_t AWSRL; /*!< ADC1 watchdog status register low */
__IO uint8_t AWCRH; /*!< ADC1 watchdog control register high */
__IO uint8_t AWCRL; /*!< ADC1 watchdog control register low */
}
ADC1_TypeDef;
/** @addtogroup ADC1_Registers_Reset_Value
* @{
*/
#define ADC1_CSR_RESET_VALUE ((uint8_t)0x00)
#define ADC1_CR1_RESET_VALUE ((uint8_t)0x00)
#define ADC1_CR2_RESET_VALUE ((uint8_t)0x00)
#define ADC1_CR3_RESET_VALUE ((uint8_t)0x00)
#define ADC1_TDRL_RESET_VALUE ((uint8_t)0x00)
#define ADC1_TDRH_RESET_VALUE ((uint8_t)0x00)
#define ADC1_HTRL_RESET_VALUE ((uint8_t)0x03)
#define ADC1_HTRH_RESET_VALUE ((uint8_t)0xFF)
#define ADC1_LTRH_RESET_VALUE ((uint8_t)0x00)
#define ADC1_LTRL_RESET_VALUE ((uint8_t)0x00)
#define ADC1_AWCRH_RESET_VALUE ((uint8_t)0x00)
#define ADC1_AWCRL_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup ADC1_Registers_Bits_Definition
* @{
*/
#define ADC1_CSR_EOC ((uint8_t)0x80) /*!< End of Conversion mask */
#define ADC1_CSR_AWD ((uint8_t)0x40) /*!< Analog Watch Dog Status mask */
#define ADC1_CSR_EOCIE ((uint8_t)0x20) /*!< Interrupt Enable for EOC mask */
#define ADC1_CSR_AWDIE ((uint8_t)0x10) /*!< Analog Watchdog interrupt enable mask */
#define ADC1_CSR_CH ((uint8_t)0x0F) /*!< Channel selection bits mask */
#define ADC1_CR1_SPSEL ((uint8_t)0x70) /*!< Prescaler selection mask */
#define ADC1_CR1_CONT ((uint8_t)0x02) /*!< Continuous conversion mask */
#define ADC1_CR1_ADON ((uint8_t)0x01) /*!< A/D Converter on/off mask */
#define ADC1_CR2_EXTTRIG ((uint8_t)0x40) /*!< External trigger enable mask */
#define ADC1_CR2_EXTSEL ((uint8_t)0x30) /*!< External event selection mask */
#define ADC1_CR2_ALIGN ((uint8_t)0x08) /*!< Data Alignment mask */
#define ADC1_CR2_SCAN ((uint8_t)0x02) /*!< Scan mode mask */
#define ADC1_CR3_DBUF ((uint8_t)0x80) /*!< Data Buffer Enable mask */
#define ADC1_CR3_OVR ((uint8_t)0x40) /*!< Overrun Status Flag mask */
#endif /* (STM8S105) ||(STM8S103) || (STM8S005) ||(STM8S003) || (STM8S903) || (STM8AF626x) */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Analog to Digital Converter (ADC2)
*/
#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || defined (STM8AF62Ax)
typedef struct ADC2_struct
{
__IO uint8_t CSR; /*!< ADC2 control status register */
__IO uint8_t CR1; /*!< ADC2 configuration register 1 */
__IO uint8_t CR2; /*!< ADC2 configuration register 2 */
uint8_t RESERVED; /*!< Reserved byte */
__IO uint8_t DRH; /*!< ADC2 Data high */
__IO uint8_t DRL; /*!< ADC2 Data low */
__IO uint8_t TDRH; /*!< ADC2 Schmitt trigger disable register high */
__IO uint8_t TDRL; /*!< ADC2 Schmitt trigger disable register low */
}
ADC2_TypeDef;
/** @addtogroup ADC2_Registers_Reset_Value
* @{
*/
#define ADC2_CSR_RESET_VALUE ((uint8_t)0x00)
#define ADC2_CR1_RESET_VALUE ((uint8_t)0x00)
#define ADC2_CR2_RESET_VALUE ((uint8_t)0x00)
#define ADC2_TDRL_RESET_VALUE ((uint8_t)0x00)
#define ADC2_TDRH_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup ADC2_Registers_Bits_Definition
* @{
*/
#define ADC2_CSR_EOC ((uint8_t)0x80) /*!< End of Conversion mask */
#define ADC2_CSR_EOCIE ((uint8_t)0x20) /*!< Interrupt Enable for EOC mask */
#define ADC2_CSR_CH ((uint8_t)0x0F) /*!< Channel selection bits mask */
#define ADC2_CR1_SPSEL ((uint8_t)0x70) /*!< Prescaler selection mask */
#define ADC2_CR1_CONT ((uint8_t)0x02) /*!< Continuous conversion mask */
#define ADC2_CR1_ADON ((uint8_t)0x01) /*!< A/D Converter on/off mask */
#define ADC2_CR2_EXTTRIG ((uint8_t)0x40) /*!< External trigger enable mask */
#define ADC2_CR2_EXTSEL ((uint8_t)0x30) /*!< External event selection mask */
#define ADC2_CR2_ALIGN ((uint8_t)0x08) /*!< Data Alignment mask */
#endif /* (STM8S208) ||(STM8S207) || defined (STM8S007) || (STM8AF62Ax) || (STM8AF52Ax) */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Auto Wake Up (AWU) peripheral registers.
*/
typedef struct AWU_struct
{
__IO uint8_t CSR; /*!< AWU Control status register */
__IO uint8_t APR; /*!< AWU Asynchronous prescaler buffer */
__IO uint8_t TBR; /*!< AWU Time base selection register */
}
AWU_TypeDef;
/** @addtogroup AWU_Registers_Reset_Value
* @{
*/
#define AWU_CSR_RESET_VALUE ((uint8_t)0x00)
#define AWU_APR_RESET_VALUE ((uint8_t)0x3F)
#define AWU_TBR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup AWU_Registers_Bits_Definition
* @{
*/
#define AWU_CSR_AWUF ((uint8_t)0x20) /*!< Interrupt flag mask */
#define AWU_CSR_AWUEN ((uint8_t)0x10) /*!< Auto Wake-up enable mask */
#define AWU_CSR_MSR ((uint8_t)0x01) /*!< LSI Measurement enable mask */
#define AWU_APR_APR ((uint8_t)0x3F) /*!< Asynchronous Prescaler divider mask */
#define AWU_TBR_AWUTB ((uint8_t)0x0F) /*!< Timebase selection mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Beeper (BEEP) peripheral registers.
*/
typedef struct BEEP_struct
{
__IO uint8_t CSR; /*!< BEEP Control status register */
}
BEEP_TypeDef;
/** @addtogroup BEEP_Registers_Reset_Value
* @{
*/
#define BEEP_CSR_RESET_VALUE ((uint8_t)0x1F)
/**
* @}
*/
/** @addtogroup BEEP_Registers_Bits_Definition
* @{
*/
#define BEEP_CSR_BEEPSEL ((uint8_t)0xC0) /*!< Beeper frequency selection mask */
#define BEEP_CSR_BEEPEN ((uint8_t)0x20) /*!< Beeper enable mask */
#define BEEP_CSR_BEEPDIV ((uint8_t)0x1F) /*!< Beeper Divider prescalar mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Clock Controller (CLK)
*/
typedef struct CLK_struct
{
__IO uint8_t ICKR; /*!< Internal Clocks Control Register */
__IO uint8_t ECKR; /*!< External Clocks Control Register */
uint8_t RESERVED; /*!< Reserved byte */
__IO uint8_t CMSR; /*!< Clock Master Status Register */
__IO uint8_t SWR; /*!< Clock Master Switch Register */
__IO uint8_t SWCR; /*!< Switch Control Register */
__IO uint8_t CKDIVR; /*!< Clock Divider Register */
__IO uint8_t PCKENR1; /*!< Peripheral Clock Gating Register 1 */
__IO uint8_t CSSR; /*!< Clock Security System Register */
__IO uint8_t CCOR; /*!< Configurable Clock Output Register */
__IO uint8_t PCKENR2; /*!< Peripheral Clock Gating Register 2 */
uint8_t RESERVED1; /*!< Reserved byte */
__IO uint8_t HSITRIMR; /*!< HSI Calibration Trimmer Register */
__IO uint8_t SWIMCCR; /*!< SWIM clock control register */
}
CLK_TypeDef;
/** @addtogroup CLK_Registers_Reset_Value
* @{
*/
#define CLK_ICKR_RESET_VALUE ((uint8_t)0x01)
#define CLK_ECKR_RESET_VALUE ((uint8_t)0x00)
#define CLK_CMSR_RESET_VALUE ((uint8_t)0xE1)
#define CLK_SWR_RESET_VALUE ((uint8_t)0xE1)
#define CLK_SWCR_RESET_VALUE ((uint8_t)0x00)
#define CLK_CKDIVR_RESET_VALUE ((uint8_t)0x18)
#define CLK_PCKENR1_RESET_VALUE ((uint8_t)0xFF)
#define CLK_PCKENR2_RESET_VALUE ((uint8_t)0xFF)
#define CLK_CSSR_RESET_VALUE ((uint8_t)0x00)
#define CLK_CCOR_RESET_VALUE ((uint8_t)0x00)
#define CLK_HSITRIMR_RESET_VALUE ((uint8_t)0x00)
#define CLK_SWIMCCR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup CLK_Registers_Bits_Definition
* @{
*/
#define CLK_ICKR_SWUAH ((uint8_t)0x20) /*!< Slow Wake-up from Active Halt/Halt modes */
#define CLK_ICKR_LSIRDY ((uint8_t)0x10) /*!< Low speed internal oscillator ready */
#define CLK_ICKR_LSIEN ((uint8_t)0x08) /*!< Low speed internal RC oscillator enable */
#define CLK_ICKR_FHWU ((uint8_t)0x04) /*!< Fast Wake-up from Active Halt/Halt mode */
#define CLK_ICKR_HSIRDY ((uint8_t)0x02) /*!< High speed internal RC oscillator ready */
#define CLK_ICKR_HSIEN ((uint8_t)0x01) /*!< High speed internal RC oscillator enable */
#define CLK_ECKR_HSERDY ((uint8_t)0x02) /*!< High speed external crystal oscillator ready */
#define CLK_ECKR_HSEEN ((uint8_t)0x01) /*!< High speed external crystal oscillator enable */
#define CLK_CMSR_CKM ((uint8_t)0xFF) /*!< Clock master status bits */
#define CLK_SWR_SWI ((uint8_t)0xFF) /*!< Clock master selection bits */
#define CLK_SWCR_SWIF ((uint8_t)0x08) /*!< Clock switch interrupt flag */
#define CLK_SWCR_SWIEN ((uint8_t)0x04) /*!< Clock switch interrupt enable */
#define CLK_SWCR_SWEN ((uint8_t)0x02) /*!< Switch start/stop */
#define CLK_SWCR_SWBSY ((uint8_t)0x01) /*!< Switch busy flag*/
#define CLK_CKDIVR_HSIDIV ((uint8_t)0x18) /*!< High speed internal clock prescaler */
#define CLK_CKDIVR_CPUDIV ((uint8_t)0x07) /*!< CPU clock prescaler */
#define CLK_PCKENR1_TIM1 ((uint8_t)0x80) /*!< Timer 1 clock enable */
#define CLK_PCKENR1_TIM3 ((uint8_t)0x40) /*!< Timer 3 clock enable */
#define CLK_PCKENR1_TIM2 ((uint8_t)0x20) /*!< Timer 2 clock enable */
#define CLK_PCKENR1_TIM5 ((uint8_t)0x20) /*!< Timer 5 clock enable */
#define CLK_PCKENR1_TIM4 ((uint8_t)0x10) /*!< Timer 4 clock enable */
#define CLK_PCKENR1_TIM6 ((uint8_t)0x10) /*!< Timer 6 clock enable */
#define CLK_PCKENR1_UART3 ((uint8_t)0x08) /*!< UART3 clock enable */
#define CLK_PCKENR1_UART2 ((uint8_t)0x08) /*!< UART2 clock enable */
#define CLK_PCKENR1_UART1 ((uint8_t)0x04) /*!< UART1 clock enable */
#define CLK_PCKENR1_SPI ((uint8_t)0x02) /*!< SPI clock enable */
#define CLK_PCKENR1_I2C ((uint8_t)0x01) /*!< I2C clock enable */
#define CLK_PCKENR2_CAN ((uint8_t)0x80) /*!< CAN clock enable */
#define CLK_PCKENR2_ADC ((uint8_t)0x08) /*!< ADC clock enable */
#define CLK_PCKENR2_AWU ((uint8_t)0x04) /*!< AWU clock enable */
#define CLK_CSSR_CSSD ((uint8_t)0x08) /*!< Clock security system detection */
#define CLK_CSSR_CSSDIE ((uint8_t)0x04) /*!< Clock security system detection interrupt enable */
#define CLK_CSSR_AUX ((uint8_t)0x02) /*!< Auxiliary oscillator connected to master clock */
#define CLK_CSSR_CSSEN ((uint8_t)0x01) /*!< Clock security system enable */
#define CLK_CCOR_CCOBSY ((uint8_t)0x40) /*!< Configurable clock output busy */
#define CLK_CCOR_CCORDY ((uint8_t)0x20) /*!< Configurable clock output ready */
#define CLK_CCOR_CCOSEL ((uint8_t)0x1E) /*!< Configurable clock output selection */
#define CLK_CCOR_CCOEN ((uint8_t)0x01) /*!< Configurable clock output enable */
#define CLK_HSITRIMR_HSITRIM ((uint8_t)0x07) /*!< High speed internal oscillator trimmer */
#define CLK_SWIMCCR_SWIMDIV ((uint8_t)0x01) /*!< SWIM Clock Dividing Factor */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 16-bit timer with complementary PWM outputs (TIM1)
*/
typedef struct TIM1_struct
{
__IO uint8_t CR1; /*!< control register 1 */
__IO uint8_t CR2; /*!< control register 2 */
__IO uint8_t SMCR; /*!< Synchro mode control register */
__IO uint8_t ETR; /*!< external trigger register */
__IO uint8_t IER; /*!< interrupt enable register*/
__IO uint8_t SR1; /*!< status register 1 */
__IO uint8_t SR2; /*!< status register 2 */
__IO uint8_t EGR; /*!< event generation register */
__IO uint8_t CCMR1; /*!< CC mode register 1 */
__IO uint8_t CCMR2; /*!< CC mode register 2 */
__IO uint8_t CCMR3; /*!< CC mode register 3 */
__IO uint8_t CCMR4; /*!< CC mode register 4 */
__IO uint8_t CCER1; /*!< CC enable register 1 */
__IO uint8_t CCER2; /*!< CC enable register 2 */
__IO uint8_t CNTRH; /*!< counter high */
__IO uint8_t CNTRL; /*!< counter low */
__IO uint8_t PSCRH; /*!< prescaler high */
__IO uint8_t PSCRL; /*!< prescaler low */
__IO uint8_t ARRH; /*!< auto-reload register high */
__IO uint8_t ARRL; /*!< auto-reload register low */
__IO uint8_t RCR; /*!< Repetition Counter register */
__IO uint8_t CCR1H; /*!< capture/compare register 1 high */
__IO uint8_t CCR1L; /*!< capture/compare register 1 low */
__IO uint8_t CCR2H; /*!< capture/compare register 2 high */
__IO uint8_t CCR2L; /*!< capture/compare register 2 low */
__IO uint8_t CCR3H; /*!< capture/compare register 3 high */
__IO uint8_t CCR3L; /*!< capture/compare register 3 low */
__IO uint8_t CCR4H; /*!< capture/compare register 3 high */
__IO uint8_t CCR4L; /*!< capture/compare register 3 low */
__IO uint8_t BKR; /*!< Break Register */
__IO uint8_t DTR; /*!< dead-time register */
__IO uint8_t OISR; /*!< Output idle register */
}
TIM1_TypeDef;
/** @addtogroup TIM1_Registers_Reset_Value
* @{
*/
#define TIM1_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CR2_RESET_VALUE ((uint8_t)0x00)
#define TIM1_SMCR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_ETR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM1_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM1_SR2_RESET_VALUE ((uint8_t)0x00)
#define TIM1_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCMR1_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCMR2_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCMR3_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCMR4_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCER1_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCER2_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CNTRH_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CNTRL_RESET_VALUE ((uint8_t)0x00)
#define TIM1_PSCRH_RESET_VALUE ((uint8_t)0x00)
#define TIM1_PSCRL_RESET_VALUE ((uint8_t)0x00)
#define TIM1_ARRH_RESET_VALUE ((uint8_t)0xFF)
#define TIM1_ARRL_RESET_VALUE ((uint8_t)0xFF)
#define TIM1_RCR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR1H_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR1L_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR2H_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR2L_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR3H_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR3L_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR4H_RESET_VALUE ((uint8_t)0x00)
#define TIM1_CCR4L_RESET_VALUE ((uint8_t)0x00)
#define TIM1_BKR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_DTR_RESET_VALUE ((uint8_t)0x00)
#define TIM1_OISR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup TIM1_Registers_Bits_Definition
* @{
*/
/* CR1*/
#define TIM1_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */
#define TIM1_CR1_CMS ((uint8_t)0x60) /*!< Center-aligned Mode Selection mask. */
#define TIM1_CR1_DIR ((uint8_t)0x10) /*!< Direction mask. */
#define TIM1_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */
#define TIM1_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */
#define TIM1_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */
#define TIM1_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */
/* CR2*/
#define TIM1_CR2_TI1S ((uint8_t)0x80) /*!< TI1S Selection mask. */
#define TIM1_CR2_MMS ((uint8_t)0x70) /*!< MMS Selection mask. */
#define TIM1_CR2_COMS ((uint8_t)0x04) /*!< Capture/Compare Control Update Selection mask. */
#define TIM1_CR2_CCPC ((uint8_t)0x01) /*!< Capture/Compare Preloaded Control mask. */
/* SMCR*/
#define TIM1_SMCR_MSM ((uint8_t)0x80) /*!< Master/Slave Mode mask. */
#define TIM1_SMCR_TS ((uint8_t)0x70) /*!< Trigger Selection mask. */
#define TIM1_SMCR_SMS ((uint8_t)0x07) /*!< Slave Mode Selection mask. */
/*ETR*/
#define TIM1_ETR_ETP ((uint8_t)0x80) /*!< External Trigger Polarity mask. */
#define TIM1_ETR_ECE ((uint8_t)0x40)/*!< External Clock mask. */
#define TIM1_ETR_ETPS ((uint8_t)0x30) /*!< External Trigger Prescaler mask. */
#define TIM1_ETR_ETF ((uint8_t)0x0F) /*!< External Trigger Filter mask. */
/*IER*/
#define TIM1_IER_BIE ((uint8_t)0x80) /*!< Break Interrupt Enable mask. */
#define TIM1_IER_TIE ((uint8_t)0x40) /*!< Trigger Interrupt Enable mask. */
#define TIM1_IER_COMIE ((uint8_t)0x20) /*!< Commutation Interrupt Enable mask.*/
#define TIM1_IER_CC4IE ((uint8_t)0x10) /*!< Capture/Compare 4 Interrupt Enable mask. */
#define TIM1_IER_CC3IE ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Enable mask. */
#define TIM1_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */
#define TIM1_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */
#define TIM1_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */
/*SR1*/
#define TIM1_SR1_BIF ((uint8_t)0x80) /*!< Break Interrupt Flag mask. */
#define TIM1_SR1_TIF ((uint8_t)0x40) /*!< Trigger Interrupt Flag mask. */
#define TIM1_SR1_COMIF ((uint8_t)0x20) /*!< Commutation Interrupt Flag mask. */
#define TIM1_SR1_CC4IF ((uint8_t)0x10) /*!< Capture/Compare 4 Interrupt Flag mask. */
#define TIM1_SR1_CC3IF ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Flag mask. */
#define TIM1_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */
#define TIM1_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */
#define TIM1_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */
/*SR2*/
#define TIM1_SR2_CC4OF ((uint8_t)0x10) /*!< Capture/Compare 4 Overcapture Flag mask. */
#define TIM1_SR2_CC3OF ((uint8_t)0x08) /*!< Capture/Compare 3 Overcapture Flag mask. */
#define TIM1_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */
#define TIM1_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */
/*EGR*/
#define TIM1_EGR_BG ((uint8_t)0x80) /*!< Break Generation mask. */
#define TIM1_EGR_TG ((uint8_t)0x40) /*!< Trigger Generation mask. */
#define TIM1_EGR_COMG ((uint8_t)0x20) /*!< Capture/Compare Control Update Generation mask. */
#define TIM1_EGR_CC4G ((uint8_t)0x10) /*!< Capture/Compare 4 Generation mask. */
#define TIM1_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation mask. */
#define TIM1_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */
#define TIM1_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */
#define TIM1_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */
/*CCMR*/
#define TIM1_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */
#define TIM1_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */
#define TIM1_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */
#define TIM1_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */
#define TIM1_CCMR_OCxFE ((uint8_t)0x04) /*!< Output Compare x Fast Enable mask. */
#define TIM1_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */
#define CCMR_TIxDirect_Set ((uint8_t)0x01)
/*CCER1*/
#define TIM1_CCER1_CC2NP ((uint8_t)0x80) /*!< Capture/Compare 2 Complementary output Polarity mask. */
#define TIM1_CCER1_CC2NE ((uint8_t)0x40) /*!< Capture/Compare 2 Complementary output enable mask. */
#define TIM1_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */
#define TIM1_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */
#define TIM1_CCER1_CC1NP ((uint8_t)0x08) /*!< Capture/Compare 1 Complementary output Polarity mask. */
#define TIM1_CCER1_CC1NE ((uint8_t)0x04) /*!< Capture/Compare 1 Complementary output enable mask. */
#define TIM1_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */
#define TIM1_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */
/*CCER2*/
#define TIM1_CCER2_CC4P ((uint8_t)0x20) /*!< Capture/Compare 4 output Polarity mask. */
#define TIM1_CCER2_CC4E ((uint8_t)0x10) /*!< Capture/Compare 4 output enable mask. */
#define TIM1_CCER2_CC3NP ((uint8_t)0x08) /*!< Capture/Compare 3 Complementary output Polarity mask. */
#define TIM1_CCER2_CC3NE ((uint8_t)0x04) /*!< Capture/Compare 3 Complementary output enable mask. */
#define TIM1_CCER2_CC3P ((uint8_t)0x02) /*!< Capture/Compare 3 output Polarity mask. */
#define TIM1_CCER2_CC3E ((uint8_t)0x01) /*!< Capture/Compare 3 output enable mask. */
/*CNTRH*/
#define TIM1_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */
/*CNTRL*/
#define TIM1_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */
/*PSCH*/
#define TIM1_PSCH_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */
/*PSCL*/
#define TIM1_PSCL_PSC ((uint8_t)0xFF) /*!< Prescaler Value (LSB) mask. */
/*ARR*/
#define TIM1_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */
#define TIM1_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */
/*RCR*/
#define TIM1_RCR_REP ((uint8_t)0xFF) /*!< Repetition Counter Value mask. */
/*CCR1*/
#define TIM1_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */
#define TIM1_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */
/*CCR2*/
#define TIM1_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */
#define TIM1_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */
/*CCR3*/
#define TIM1_CCR3H_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (MSB) mask. */
#define TIM1_CCR3L_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (LSB) mask. */
/*CCR4*/
#define TIM1_CCR4H_CCR4 ((uint8_t)0xFF) /*!< Capture/Compare 4 Value (MSB) mask. */
#define TIM1_CCR4L_CCR4 ((uint8_t)0xFF) /*!< Capture/Compare 4 Value (LSB) mask. */
/*BKR*/
#define TIM1_BKR_MOE ((uint8_t)0x80) /*!< Main Output Enable mask. */
#define TIM1_BKR_AOE ((uint8_t)0x40) /*!< Automatic Output Enable mask. */
#define TIM1_BKR_BKP ((uint8_t)0x20) /*!< Break Polarity mask. */
#define TIM1_BKR_BKE ((uint8_t)0x10) /*!< Break Enable mask. */
#define TIM1_BKR_OSSR ((uint8_t)0x08) /*!< Off-State Selection for Run mode mask. */
#define TIM1_BKR_OSSI ((uint8_t)0x04) /*!< Off-State Selection for Idle mode mask. */
#define TIM1_BKR_LOCK ((uint8_t)0x03) /*!< Lock Configuration mask. */
/*DTR*/
#define TIM1_DTR_DTG ((uint8_t)0xFF) /*!< Dead-Time Generator set-up mask. */
/*OISR*/
#define TIM1_OISR_OIS4 ((uint8_t)0x40) /*!< Output Idle state 4 (OC4 output) mask. */
#define TIM1_OISR_OIS3N ((uint8_t)0x20) /*!< Output Idle state 3 (OC3N output) mask. */
#define TIM1_OISR_OIS3 ((uint8_t)0x10) /*!< Output Idle state 3 (OC3 output) mask. */
#define TIM1_OISR_OIS2N ((uint8_t)0x08) /*!< Output Idle state 2 (OC2N output) mask. */
#define TIM1_OISR_OIS2 ((uint8_t)0x04) /*!< Output Idle state 2 (OC2 output) mask. */
#define TIM1_OISR_OIS1N ((uint8_t)0x02) /*!< Output Idle state 1 (OC1N output) mask. */
#define TIM1_OISR_OIS1 ((uint8_t)0x01) /*!< Output Idle state 1 (OC1 output) mask. */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 16-bit timer (TIM2)
*/
typedef struct TIM2_struct
{
__IO uint8_t CR1; /*!< control register 1 */
#if defined(STM8S103) || defined(STM8S003)
uint8_t RESERVED1; /*!< Reserved register */
uint8_t RESERVED2; /*!< Reserved register */
#endif
__IO uint8_t IER; /*!< interrupt enable register */
__IO uint8_t SR1; /*!< status register 1 */
__IO uint8_t SR2; /*!< status register 2 */
__IO uint8_t EGR; /*!< event generation register */
__IO uint8_t CCMR1; /*!< CC mode register 1 */
__IO uint8_t CCMR2; /*!< CC mode register 2 */
__IO uint8_t CCMR3; /*!< CC mode register 3 */
__IO uint8_t CCER1; /*!< CC enable register 1 */
__IO uint8_t CCER2; /*!< CC enable register 2 */
__IO uint8_t CNTRH; /*!< counter high */
__IO uint8_t CNTRL; /*!< counter low */
__IO uint8_t PSCR; /*!< prescaler register */
__IO uint8_t ARRH; /*!< auto-reload register high */
__IO uint8_t ARRL; /*!< auto-reload register low */
__IO uint8_t CCR1H; /*!< capture/compare register 1 high */
__IO uint8_t CCR1L; /*!< capture/compare register 1 low */
__IO uint8_t CCR2H; /*!< capture/compare register 2 high */
__IO uint8_t CCR2L; /*!< capture/compare register 2 low */
__IO uint8_t CCR3H; /*!< capture/compare register 3 high */
__IO uint8_t CCR3L; /*!< capture/compare register 3 low */
}
TIM2_TypeDef;
/** @addtogroup TIM2_Registers_Reset_Value
* @{
*/
#define TIM2_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM2_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM2_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM2_SR2_RESET_VALUE ((uint8_t)0x00)
#define TIM2_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCMR1_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCMR2_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCMR3_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCER1_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCER2_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CNTRH_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CNTRL_RESET_VALUE ((uint8_t)0x00)
#define TIM2_PSCR_RESET_VALUE ((uint8_t)0x00)
#define TIM2_ARRH_RESET_VALUE ((uint8_t)0xFF)
#define TIM2_ARRL_RESET_VALUE ((uint8_t)0xFF)
#define TIM2_CCR1H_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCR1L_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCR2H_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCR2L_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCR3H_RESET_VALUE ((uint8_t)0x00)
#define TIM2_CCR3L_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup TIM2_Registers_Bits_Definition
* @{
*/
/*CR1*/
#define TIM2_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */
#define TIM2_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */
#define TIM2_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */
#define TIM2_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */
#define TIM2_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */
/*IER*/
#define TIM2_IER_CC3IE ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Enable mask. */
#define TIM2_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */
#define TIM2_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */
#define TIM2_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */
/*SR1*/
#define TIM2_SR1_CC3IF ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Flag mask. */
#define TIM2_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */
#define TIM2_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */
#define TIM2_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */
/*SR2*/
#define TIM2_SR2_CC3OF ((uint8_t)0x08) /*!< Capture/Compare 3 Overcapture Flag mask. */
#define TIM2_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */
#define TIM2_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */
/*EGR*/
#define TIM2_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation mask. */
#define TIM2_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */
#define TIM2_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */
#define TIM2_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */
/*CCMR*/
#define TIM2_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */
#define TIM2_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */
#define TIM2_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */
#define TIM2_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */
#define TIM2_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */
/*CCER1*/
#define TIM2_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */
#define TIM2_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */
#define TIM2_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */
#define TIM2_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */
/*CCER2*/
#define TIM2_CCER2_CC3P ((uint8_t)0x02) /*!< Capture/Compare 3 output Polarity mask. */
#define TIM2_CCER2_CC3E ((uint8_t)0x01) /*!< Capture/Compare 3 output enable mask. */
/*CNTR*/
#define TIM2_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */
#define TIM2_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */
/*PSCR*/
#define TIM2_PSCR_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */
/*ARR*/
#define TIM2_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */
#define TIM2_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */
/*CCR1*/
#define TIM2_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */
#define TIM2_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */
/*CCR2*/
#define TIM2_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */
#define TIM2_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */
/*CCR3*/
#define TIM2_CCR3H_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (MSB) mask. */
#define TIM2_CCR3L_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (LSB) mask. */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 16-bit timer (TIM3)
*/
typedef struct TIM3_struct
{
__IO uint8_t CR1; /*!< control register 1 */
__IO uint8_t IER; /*!< interrupt enable register */
__IO uint8_t SR1; /*!< status register 1 */
__IO uint8_t SR2; /*!< status register 2 */
__IO uint8_t EGR; /*!< event generation register */
__IO uint8_t CCMR1; /*!< CC mode register 1 */
__IO uint8_t CCMR2; /*!< CC mode register 2 */
__IO uint8_t CCER1; /*!< CC enable register 1 */
__IO uint8_t CNTRH; /*!< counter high */
__IO uint8_t CNTRL; /*!< counter low */
__IO uint8_t PSCR; /*!< prescaler register */
__IO uint8_t ARRH; /*!< auto-reload register high */
__IO uint8_t ARRL; /*!< auto-reload register low */
__IO uint8_t CCR1H; /*!< capture/compare register 1 high */
__IO uint8_t CCR1L; /*!< capture/compare register 1 low */
__IO uint8_t CCR2H; /*!< capture/compare register 2 high */
__IO uint8_t CCR2L; /*!< capture/compare register 2 low */
}
TIM3_TypeDef;
/** @addtogroup TIM3_Registers_Reset_Value
* @{
*/
#define TIM3_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM3_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM3_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM3_SR2_RESET_VALUE ((uint8_t)0x00)
#define TIM3_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCMR1_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCMR2_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCER1_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CNTRH_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CNTRL_RESET_VALUE ((uint8_t)0x00)
#define TIM3_PSCR_RESET_VALUE ((uint8_t)0x00)
#define TIM3_ARRH_RESET_VALUE ((uint8_t)0xFF)
#define TIM3_ARRL_RESET_VALUE ((uint8_t)0xFF)
#define TIM3_CCR1H_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCR1L_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCR2H_RESET_VALUE ((uint8_t)0x00)
#define TIM3_CCR2L_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup TIM3_Registers_Bits_Definition
* @{
*/
/*CR1*/
#define TIM3_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */
#define TIM3_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */
#define TIM3_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */
#define TIM3_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */
#define TIM3_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */
/*IER*/
#define TIM3_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */
#define TIM3_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */
#define TIM3_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */
/*SR1*/
#define TIM3_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */
#define TIM3_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */
#define TIM3_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */
/*SR2*/
#define TIM3_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */
#define TIM3_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */
/*EGR*/
#define TIM3_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */
#define TIM3_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */
#define TIM3_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */
/*CCMR*/
#define TIM3_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */
#define TIM3_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */
#define TIM3_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */
#define TIM3_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */
#define TIM3_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */
/*CCER1*/
#define TIM3_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */
#define TIM3_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */
#define TIM3_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */
#define TIM3_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */
/*CNTR*/
#define TIM3_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */
#define TIM3_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */
/*PSCR*/
#define TIM3_PSCR_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */
/*ARR*/
#define TIM3_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */
#define TIM3_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */
/*CCR1*/
#define TIM3_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */
#define TIM3_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */
/*CCR2*/
#define TIM3_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */
#define TIM3_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 8-bit system timer (TIM4)
*/
typedef struct TIM4_struct
{
__IO uint8_t CR1; /*!< control register 1 */
#if defined(STM8S103) || defined(STM8S003)
uint8_t RESERVED1; /*!< Reserved register */
uint8_t RESERVED2; /*!< Reserved register */
#endif
__IO uint8_t IER; /*!< interrupt enable register */
__IO uint8_t SR1; /*!< status register 1 */
__IO uint8_t EGR; /*!< event generation register */
__IO uint8_t CNTR; /*!< counter register */
__IO uint8_t PSCR; /*!< prescaler register */
__IO uint8_t ARR; /*!< auto-reload register */
}
TIM4_TypeDef;
/** @addtogroup TIM4_Registers_Reset_Value
* @{
*/
#define TIM4_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM4_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM4_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM4_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM4_CNTR_RESET_VALUE ((uint8_t)0x00)
#define TIM4_PSCR_RESET_VALUE ((uint8_t)0x00)
#define TIM4_ARR_RESET_VALUE ((uint8_t)0xFF)
/**
* @}
*/
/** @addtogroup TIM4_Registers_Bits_Definition
* @{
*/
/*CR1*/
#define TIM4_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */
#define TIM4_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */
#define TIM4_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */
#define TIM4_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */
#define TIM4_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */
/*IER*/
#define TIM4_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */
/*SR1*/
#define TIM4_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */
/*EGR*/
#define TIM4_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */
/*CNTR*/
#define TIM4_CNTR_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */
/*PSCR*/
#define TIM4_PSCR_PSC ((uint8_t)0x07) /*!< Prescaler Value mask. */
/*ARR*/
#define TIM4_ARR_ARR ((uint8_t)0xFF) /*!< Autoreload Value mask. */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 16-bit timer with synchro module (TIM5)
*/
typedef struct TIM5_struct
{
__IO uint8_t CR1; /*!<TIM5 Control Register 1 */
__IO uint8_t CR2; /*!<TIM5 Control Register 2 */
__IO uint8_t SMCR; /*!<TIM5 Slave Mode Control Register */
__IO uint8_t IER; /*!<TIM5 Interrupt Enable Register */
__IO uint8_t SR1; /*!<TIM5 Status Register 1 */
__IO uint8_t SR2; /*!<TIM5 Status Register 2 */
__IO uint8_t EGR; /*!<TIM5 Event Generation Register */
__IO uint8_t CCMR1; /*!<TIM5 Capture/Compare Mode Register 1 */
__IO uint8_t CCMR2; /*!<TIM5 Capture/Compare Mode Register 2 */
__IO uint8_t CCMR3; /*!<TIM5 Capture/Compare Mode Register 3 */
__IO uint8_t CCER1; /*!<TIM5 Capture/Compare Enable Register 1 */
__IO uint8_t CCER2; /*!<TIM5 Capture/Compare Enable Register 2 */
__IO uint8_t CNTRH; /*!<TIM5 Counter High */
__IO uint8_t CNTRL; /*!<TIM5 Counter Low */
__IO uint8_t PSCR; /*!<TIM5 Prescaler Register */
__IO uint8_t ARRH; /*!<TIM5 Auto-Reload Register High */
__IO uint8_t ARRL; /*!<TIM5 Auto-Reload Register Low */
__IO uint8_t CCR1H; /*!<TIM5 Capture/Compare Register 1 High */
__IO uint8_t CCR1L; /*!<TIM5 Capture/Compare Register 1 Low */
__IO uint8_t CCR2H; /*!<TIM5 Capture/Compare Register 2 High */
__IO uint8_t CCR2L; /*!<TIM5 Capture/Compare Register 2 Low */
__IO uint8_t CCR3H; /*!<TIM5 Capture/Compare Register 3 High */
__IO uint8_t CCR3L; /*!<TIM5 Capture/Compare Register 3 Low */
}TIM5_TypeDef;
/** @addtogroup TIM5_Registers_Reset_Value
* @{
*/
#define TIM5_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CR2_RESET_VALUE ((uint8_t)0x00)
#define TIM5_SMCR_RESET_VALUE ((uint8_t)0x00)
#define TIM5_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM5_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM5_SR2_RESET_VALUE ((uint8_t)0x00)
#define TIM5_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCMR1_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCMR2_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCMR3_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCER1_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCER2_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CNTRH_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CNTRL_RESET_VALUE ((uint8_t)0x00)
#define TIM5_PSCR_RESET_VALUE ((uint8_t)0x00)
#define TIM5_ARRH_RESET_VALUE ((uint8_t)0xFF)
#define TIM5_ARRL_RESET_VALUE ((uint8_t)0xFF)
#define TIM5_CCR1H_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCR1L_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCR2H_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCR2L_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCR3H_RESET_VALUE ((uint8_t)0x00)
#define TIM5_CCR3L_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup TIM5_Registers_Bits_Definition
* @{
*/
/* CR1*/
#define TIM5_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable mask. */
#define TIM5_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode mask. */
#define TIM5_CR1_URS ((uint8_t)0x04) /*!< Update Request Source mask. */
#define TIM5_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable mask. */
#define TIM5_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable mask. */
/* CR2*/
#define TIM5_CR2_TI1S ((uint8_t)0x80) /*!< TI1S Selection Mask. */
#define TIM5_CR2_MMS ((uint8_t)0x70) /*!< MMS Selection Mask. */
/* SMCR*/
#define TIM5_SMCR_MSM ((uint8_t)0x80) /*!< Master/Slave Mode Mask. */
#define TIM5_SMCR_TS ((uint8_t)0x70) /*!< Trigger Selection Mask. */
#define TIM5_SMCR_SMS ((uint8_t)0x07) /*!< Slave Mode Selection Mask. */
/*IER*/
#define TIM5_IER_TIE ((uint8_t)0x40) /*!< Trigger Interrupt Enable mask. */
#define TIM5_IER_CC3IE ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Enable mask. */
#define TIM5_IER_CC2IE ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Enable mask. */
#define TIM5_IER_CC1IE ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Enable mask. */
#define TIM5_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable mask. */
/*SR1*/
#define TIM5_SR1_TIF ((uint8_t)0x40) /*!< Trigger Interrupt Flag mask. */
#define TIM5_SR1_CC3IF ((uint8_t)0x08) /*!< Capture/Compare 3 Interrupt Flag mask. */
#define TIM5_SR1_CC2IF ((uint8_t)0x04) /*!< Capture/Compare 2 Interrupt Flag mask. */
#define TIM5_SR1_CC1IF ((uint8_t)0x02) /*!< Capture/Compare 1 Interrupt Flag mask. */
#define TIM5_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag mask. */
/*SR2*/
#define TIM5_SR2_CC3OF ((uint8_t)0x08) /*!< Capture/Compare 3 Overcapture Flag mask. */
#define TIM5_SR2_CC2OF ((uint8_t)0x04) /*!< Capture/Compare 2 Overcapture Flag mask. */
#define TIM5_SR2_CC1OF ((uint8_t)0x02) /*!< Capture/Compare 1 Overcapture Flag mask. */
/*EGR*/
#define TIM5_EGR_TG ((uint8_t)0x40) /*!< Trigger Generation mask. */
#define TIM5_EGR_CC3G ((uint8_t)0x08) /*!< Capture/Compare 3 Generation mask. */
#define TIM5_EGR_CC2G ((uint8_t)0x04) /*!< Capture/Compare 2 Generation mask. */
#define TIM5_EGR_CC1G ((uint8_t)0x02) /*!< Capture/Compare 1 Generation mask. */
#define TIM5_EGR_UG ((uint8_t)0x01) /*!< Update Generation mask. */
/*CCMR*/
#define TIM5_CCMR_ICxPSC ((uint8_t)0x0C) /*!< Input Capture x Prescaler mask. */
#define TIM5_CCMR_ICxF ((uint8_t)0xF0) /*!< Input Capture x Filter mask. */
#define TIM5_CCMR_OCM ((uint8_t)0x70) /*!< Output Compare x Mode mask. */
#define TIM5_CCMR_OCxPE ((uint8_t)0x08) /*!< Output Compare x Preload Enable mask. */
#define TIM5_CCMR_CCxS ((uint8_t)0x03) /*!< Capture/Compare x Selection mask. */
/*CCER1*/
#define TIM5_CCER1_CC2P ((uint8_t)0x20) /*!< Capture/Compare 2 output Polarity mask. */
#define TIM5_CCER1_CC2E ((uint8_t)0x10) /*!< Capture/Compare 2 output enable mask. */
#define TIM5_CCER1_CC1P ((uint8_t)0x02) /*!< Capture/Compare 1 output Polarity mask. */
#define TIM5_CCER1_CC1E ((uint8_t)0x01) /*!< Capture/Compare 1 output enable mask. */
/*CCER2*/
#define TIM5_CCER2_CC3P ((uint8_t)0x02) /*!< Capture/Compare 3 output Polarity mask. */
#define TIM5_CCER2_CC3E ((uint8_t)0x01) /*!< Capture/Compare 3 output enable mask. */
/*CNTR*/
#define TIM5_CNTRH_CNT ((uint8_t)0xFF) /*!< Counter Value (MSB) mask. */
#define TIM5_CNTRL_CNT ((uint8_t)0xFF) /*!< Counter Value (LSB) mask. */
/*PSCR*/
#define TIM5_PSCR_PSC ((uint8_t)0xFF) /*!< Prescaler Value (MSB) mask. */
/*ARR*/
#define TIM5_ARRH_ARR ((uint8_t)0xFF) /*!< Autoreload Value (MSB) mask. */
#define TIM5_ARRL_ARR ((uint8_t)0xFF) /*!< Autoreload Value (LSB) mask. */
/*CCR1*/
#define TIM5_CCR1H_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (MSB) mask. */
#define TIM5_CCR1L_CCR1 ((uint8_t)0xFF) /*!< Capture/Compare 1 Value (LSB) mask. */
/*CCR2*/
#define TIM5_CCR2H_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (MSB) mask. */
#define TIM5_CCR2L_CCR2 ((uint8_t)0xFF) /*!< Capture/Compare 2 Value (LSB) mask. */
/*CCR3*/
#define TIM5_CCR3H_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (MSB) mask. */
#define TIM5_CCR3L_CCR3 ((uint8_t)0xFF) /*!< Capture/Compare 3 Value (LSB) mask. */
/*CCMR*/
#define TIM5_CCMR_TIxDirect_Set ((uint8_t)0x01)
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief 8-bit system timer with synchro module(TIM6)
*/
typedef struct TIM6_struct
{
__IO uint8_t CR1; /*!< control register 1 */
__IO uint8_t CR2; /*!< control register 2 */
__IO uint8_t SMCR; /*!< Synchro mode control register */
__IO uint8_t IER; /*!< interrupt enable register */
__IO uint8_t SR1; /*!< status register 1 */
__IO uint8_t EGR; /*!< event generation register */
__IO uint8_t CNTR; /*!< counter register */
__IO uint8_t PSCR; /*!< prescaler register */
__IO uint8_t ARR; /*!< auto-reload register */
}
TIM6_TypeDef;
/** @addtogroup TIM6_Registers_Reset_Value
* @{
*/
#define TIM6_CR1_RESET_VALUE ((uint8_t)0x00)
#define TIM6_CR2_RESET_VALUE ((uint8_t)0x00)
#define TIM6_SMCR_RESET_VALUE ((uint8_t)0x00)
#define TIM6_IER_RESET_VALUE ((uint8_t)0x00)
#define TIM6_SR1_RESET_VALUE ((uint8_t)0x00)
#define TIM6_EGR_RESET_VALUE ((uint8_t)0x00)
#define TIM6_CNTR_RESET_VALUE ((uint8_t)0x00)
#define TIM6_PSCR_RESET_VALUE ((uint8_t)0x00)
#define TIM6_ARR_RESET_VALUE ((uint8_t)0xFF)
/**
* @}
*/
/** @addtogroup TIM6_Registers_Bits_Definition
* @{
*/
/* CR1*/
#define TIM6_CR1_ARPE ((uint8_t)0x80) /*!< Auto-Reload Preload Enable Mask. */
#define TIM6_CR1_OPM ((uint8_t)0x08) /*!< One Pulse Mode Mask. */
#define TIM6_CR1_URS ((uint8_t)0x04) /*!< Update Request Source Mask. */
#define TIM6_CR1_UDIS ((uint8_t)0x02) /*!< Update DIsable Mask. */
#define TIM6_CR1_CEN ((uint8_t)0x01) /*!< Counter Enable Mask. */
/* CR2*/
#define TIM6_CR2_MMS ((uint8_t)0x70) /*!< MMS Selection Mask. */
/* SMCR*/
#define TIM6_SMCR_MSM ((uint8_t)0x80) /*!< Master/Slave Mode Mask. */
#define TIM6_SMCR_TS ((uint8_t)0x70) /*!< Trigger Selection Mask. */
#define TIM6_SMCR_SMS ((uint8_t)0x07) /*!< Slave Mode Selection Mask. */
/* IER*/
#define TIM6_IER_TIE ((uint8_t)0x40) /*!< Trigger Interrupt Enable Mask. */
#define TIM6_IER_UIE ((uint8_t)0x01) /*!< Update Interrupt Enable Mask. */
/* SR1*/
#define TIM6_SR1_TIF ((uint8_t)0x40) /*!< Trigger Interrupt Flag mask. */
#define TIM6_SR1_UIF ((uint8_t)0x01) /*!< Update Interrupt Flag Mask. */
/* EGR*/
#define TIM6_EGR_TG ((uint8_t)0x40) /*!< Trigger Generation mask. */
#define TIM6_EGR_UG ((uint8_t)0x01) /*!< Update Generation Mask. */
/* CNTR*/
#define TIM6_CNTR_CNT ((uint8_t)0xFF) /*!<Counter Value (LSB) Mask. */
/* PSCR*/
#define TIM6_PSCR_PSC ((uint8_t)0x07) /*!<Prescaler Value Mask. */
#define TIM6_ARR_ARR ((uint8_t)0xFF) /*!<Autoreload Value Mask. */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Inter-Integrated Circuit (I2C)
*/
typedef struct I2C_struct
{
__IO uint8_t CR1; /*!< I2C control register 1 */
__IO uint8_t CR2; /*!< I2C control register 2 */
__IO uint8_t FREQR; /*!< I2C frequency register */
__IO uint8_t OARL; /*!< I2C own address register LSB */
__IO uint8_t OARH; /*!< I2C own address register MSB */
uint8_t RESERVED1; /*!< Reserved byte */
__IO uint8_t DR; /*!< I2C data register */
__IO uint8_t SR1; /*!< I2C status register 1 */
__IO uint8_t SR2; /*!< I2C status register 2 */
__IO uint8_t SR3; /*!< I2C status register 3 */
__IO uint8_t ITR; /*!< I2C interrupt register */
__IO uint8_t CCRL; /*!< I2C clock control register low */
__IO uint8_t CCRH; /*!< I2C clock control register high */
__IO uint8_t TRISER; /*!< I2C maximum rise time register */
uint8_t RESERVED2; /*!< Reserved byte */
}
I2C_TypeDef;
/** @addtogroup I2C_Registers_Reset_Value
* @{
*/
#define I2C_CR1_RESET_VALUE ((uint8_t)0x00)
#define I2C_CR2_RESET_VALUE ((uint8_t)0x00)
#define I2C_FREQR_RESET_VALUE ((uint8_t)0x00)
#define I2C_OARL_RESET_VALUE ((uint8_t)0x00)
#define I2C_OARH_RESET_VALUE ((uint8_t)0x00)
#define I2C_DR_RESET_VALUE ((uint8_t)0x00)
#define I2C_SR1_RESET_VALUE ((uint8_t)0x00)
#define I2C_SR2_RESET_VALUE ((uint8_t)0x00)
#define I2C_SR3_RESET_VALUE ((uint8_t)0x00)
#define I2C_ITR_RESET_VALUE ((uint8_t)0x00)
#define I2C_CCRL_RESET_VALUE ((uint8_t)0x00)
#define I2C_CCRH_RESET_VALUE ((uint8_t)0x00)
#define I2C_TRISER_RESET_VALUE ((uint8_t)0x02)
/**
* @}
*/
/** @addtogroup I2C_Registers_Bits_Definition
* @{
*/
#define I2C_CR1_NOSTRETCH ((uint8_t)0x80) /*!< Clock Stretching Disable (Slave mode) */
#define I2C_CR1_ENGC ((uint8_t)0x40) /*!< General Call Enable */
#define I2C_CR1_PE ((uint8_t)0x01) /*!< Peripheral Enable */
#define I2C_CR2_SWRST ((uint8_t)0x80) /*!< Software Reset */
#define I2C_CR2_POS ((uint8_t)0x08) /*!< Acknowledge */
#define I2C_CR2_ACK ((uint8_t)0x04) /*!< Acknowledge Enable */
#define I2C_CR2_STOP ((uint8_t)0x02) /*!< Stop Generation */
#define I2C_CR2_START ((uint8_t)0x01) /*!< Start Generation */
#define I2C_FREQR_FREQ ((uint8_t)0x3F) /*!< Peripheral Clock Frequency */
#define I2C_OARL_ADD ((uint8_t)0xFE) /*!< Interface Address bits [7..1] */
#define I2C_OARL_ADD0 ((uint8_t)0x01) /*!< Interface Address bit0 */
#define I2C_OARH_ADDMODE ((uint8_t)0x80) /*!< Addressing Mode (Slave mode) */
#define I2C_OARH_ADDCONF ((uint8_t)0x40) /*!< Address Mode Configuration */
#define I2C_OARH_ADD ((uint8_t)0x06) /*!< Interface Address bits [9..8] */
#define I2C_DR_DR ((uint8_t)0xFF) /*!< Data Register */
#define I2C_SR1_TXE ((uint8_t)0x80) /*!< Data Register Empty (transmitters) */
#define I2C_SR1_RXNE ((uint8_t)0x40) /*!< Data Register not Empty (receivers) */
#define I2C_SR1_STOPF ((uint8_t)0x10) /*!< Stop detection (Slave mode) */
#define I2C_SR1_ADD10 ((uint8_t)0x08) /*!< 10-bit header sent (Master mode) */
#define I2C_SR1_BTF ((uint8_t)0x04) /*!< Byte Transfer Finished */
#define I2C_SR1_ADDR ((uint8_t)0x02) /*!< Address sent (master mode)/matched (slave mode) */
#define I2C_SR1_SB ((uint8_t)0x01) /*!< Start Bit (Master mode) */
#define I2C_SR2_WUFH ((uint8_t)0x20) /*!< Wake-up from Halt */
#define I2C_SR2_OVR ((uint8_t)0x08) /*!< Overrun/Underrun */
#define I2C_SR2_AF ((uint8_t)0x04) /*!< Acknowledge Failure */
#define I2C_SR2_ARLO ((uint8_t)0x02) /*!< Arbitration Lost (master mode) */
#define I2C_SR2_BERR ((uint8_t)0x01) /*!< Bus Error */
#define I2C_SR3_GENCALL ((uint8_t)0x10) /*!< General Call Header (Slave mode) */
#define I2C_SR3_TRA ((uint8_t)0x04) /*!< Transmitter/Receiver */
#define I2C_SR3_BUSY ((uint8_t)0x02) /*!< Bus Busy */
#define I2C_SR3_MSL ((uint8_t)0x01) /*!< Master/Slave */
#define I2C_ITR_ITBUFEN ((uint8_t)0x04) /*!< Buffer Interrupt Enable */
#define I2C_ITR_ITEVTEN ((uint8_t)0x02) /*!< Event Interrupt Enable */
#define I2C_ITR_ITERREN ((uint8_t)0x01) /*!< Error Interrupt Enable */
#define I2C_CCRL_CCR ((uint8_t)0xFF) /*!< Clock Control Register (Master mode) */
#define I2C_CCRH_FS ((uint8_t)0x80) /*!< Master Mode Selection */
#define I2C_CCRH_DUTY ((uint8_t)0x40) /*!< Fast Mode Duty Cycle */
#define I2C_CCRH_CCR ((uint8_t)0x0F) /*!< Clock Control Register in Fast/Standard mode (Master mode) bits [11..8] */
#define I2C_TRISER_TRISE ((uint8_t)0x3F) /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Interrupt Controller (ITC)
*/
typedef struct ITC_struct
{
__IO uint8_t ISPR1; /*!< Interrupt Software Priority register 1 */
__IO uint8_t ISPR2; /*!< Interrupt Software Priority register 2 */
__IO uint8_t ISPR3; /*!< Interrupt Software Priority register 3 */
__IO uint8_t ISPR4; /*!< Interrupt Software Priority register 4 */
__IO uint8_t ISPR5; /*!< Interrupt Software Priority register 5 */
__IO uint8_t ISPR6; /*!< Interrupt Software Priority register 6 */
__IO uint8_t ISPR7; /*!< Interrupt Software Priority register 7 */
__IO uint8_t ISPR8; /*!< Interrupt Software Priority register 8 */
}
ITC_TypeDef;
/** @addtogroup ITC_Registers_Reset_Value
* @{
*/
#define ITC_SPRX_RESET_VALUE ((uint8_t)0xFF) /*!< Reset value of Software Priority registers */
/**
* @}
*/
/** @addtogroup CPU_Registers_Bits_Definition
* @{
*/
#define CPU_CC_I1I0 ((uint8_t)0x28) /*!< Condition Code register, I1 and I0 bits mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief External Interrupt Controller (EXTI)
*/
typedef struct EXTI_struct
{
__IO uint8_t CR1; /*!< External Interrupt Control Register for PORTA to PORTD */
__IO uint8_t CR2; /*!< External Interrupt Control Register for PORTE and TLI */
}
EXTI_TypeDef;
/** @addtogroup EXTI_Registers_Reset_Value
* @{
*/
#define EXTI_CR1_RESET_VALUE ((uint8_t)0x00)
#define EXTI_CR2_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup EXTI_Registers_Bits_Definition
* @{
*/
#define EXTI_CR1_PDIS ((uint8_t)0xC0) /*!< PORTD external interrupt sensitivity bits mask */
#define EXTI_CR1_PCIS ((uint8_t)0x30) /*!< PORTC external interrupt sensitivity bits mask */
#define EXTI_CR1_PBIS ((uint8_t)0x0C) /*!< PORTB external interrupt sensitivity bits mask */
#define EXTI_CR1_PAIS ((uint8_t)0x03) /*!< PORTA external interrupt sensitivity bits mask */
#define EXTI_CR2_TLIS ((uint8_t)0x04) /*!< Top level interrupt sensitivity bit mask */
#define EXTI_CR2_PEIS ((uint8_t)0x03) /*!< PORTE external interrupt sensitivity bits mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief FLASH program and Data memory (FLASH)
*/
typedef struct FLASH_struct
{
__IO uint8_t CR1; /*!< Flash control register 1 */
__IO uint8_t CR2; /*!< Flash control register 2 */
__IO uint8_t NCR2; /*!< Flash complementary control register 2 */
__IO uint8_t FPR; /*!< Flash protection register */
__IO uint8_t NFPR; /*!< Flash complementary protection register */
__IO uint8_t IAPSR; /*!< Flash in-application programming status register */
uint8_t RESERVED1; /*!< Reserved byte */
uint8_t RESERVED2; /*!< Reserved byte */
__IO uint8_t PUKR; /*!< Flash program memory unprotection register */
uint8_t RESERVED3; /*!< Reserved byte */
__IO uint8_t DUKR; /*!< Data EEPROM unprotection register */
}
FLASH_TypeDef;
/** @addtogroup FLASH_Registers_Reset_Value
* @{
*/
#define FLASH_CR1_RESET_VALUE ((uint8_t)0x00)
#define FLASH_CR2_RESET_VALUE ((uint8_t)0x00)
#define FLASH_NCR2_RESET_VALUE ((uint8_t)0xFF)
#define FLASH_IAPSR_RESET_VALUE ((uint8_t)0x40)
#define FLASH_PUKR_RESET_VALUE ((uint8_t)0x00)
#define FLASH_DUKR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup FLASH_Registers_Bits_Definition
* @{
*/
#define FLASH_CR1_HALT ((uint8_t)0x08) /*!< Standby in Halt mode mask */
#define FLASH_CR1_AHALT ((uint8_t)0x04) /*!< Standby in Active Halt mode mask */
#define FLASH_CR1_IE ((uint8_t)0x02) /*!< Flash Interrupt enable mask */
#define FLASH_CR1_FIX ((uint8_t)0x01) /*!< Fix programming time mask */
#define FLASH_CR2_OPT ((uint8_t)0x80) /*!< Select option byte mask */
#define FLASH_CR2_WPRG ((uint8_t)0x40) /*!< Word Programming mask */
#define FLASH_CR2_ERASE ((uint8_t)0x20) /*!< Erase block mask */
#define FLASH_CR2_FPRG ((uint8_t)0x10) /*!< Fast programming mode mask */
#define FLASH_CR2_PRG ((uint8_t)0x01) /*!< Program block mask */
#define FLASH_NCR2_NOPT ((uint8_t)0x80) /*!< Select option byte mask */
#define FLASH_NCR2_NWPRG ((uint8_t)0x40) /*!< Word Programming mask */
#define FLASH_NCR2_NERASE ((uint8_t)0x20) /*!< Erase block mask */
#define FLASH_NCR2_NFPRG ((uint8_t)0x10) /*!< Fast programming mode mask */
#define FLASH_NCR2_NPRG ((uint8_t)0x01) /*!< Program block mask */
#define FLASH_IAPSR_HVOFF ((uint8_t)0x40) /*!< End of high voltage flag mask */
#define FLASH_IAPSR_DUL ((uint8_t)0x08) /*!< Data EEPROM unlocked flag mask */
#define FLASH_IAPSR_EOP ((uint8_t)0x04) /*!< End of operation flag mask */
#define FLASH_IAPSR_PUL ((uint8_t)0x02) /*!< Flash Program memory unlocked flag mask */
#define FLASH_IAPSR_WR_PG_DIS ((uint8_t)0x01) /*!< Write attempted to protected page mask */
#define FLASH_PUKR_PUK ((uint8_t)0xFF) /*!< Flash Program memory unprotection mask */
#define FLASH_DUKR_DUK ((uint8_t)0xFF) /*!< Data EEPROM unprotection mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Option Bytes (OPT)
*/
typedef struct OPT_struct
{
__IO uint8_t OPT0; /*!< Option byte 0: Read-out protection (not accessible in IAP mode) */
__IO uint8_t OPT1; /*!< Option byte 1: User boot code */
__IO uint8_t NOPT1; /*!< Complementary Option byte 1 */
__IO uint8_t OPT2; /*!< Option byte 2: Alternate function remapping */
__IO uint8_t NOPT2; /*!< Complementary Option byte 2 */
__IO uint8_t OPT3; /*!< Option byte 3: Watchdog option */
__IO uint8_t NOPT3; /*!< Complementary Option byte 3 */
__IO uint8_t OPT4; /*!< Option byte 4: Clock option */
__IO uint8_t NOPT4; /*!< Complementary Option byte 4 */
__IO uint8_t OPT5; /*!< Option byte 5: HSE clock startup */
__IO uint8_t NOPT5; /*!< Complementary Option byte 5 */
uint8_t RESERVED1; /*!< Reserved Option byte*/
uint8_t RESERVED2; /*!< Reserved Option byte*/
__IO uint8_t OPT7; /*!< Option byte 7: flash wait states */
__IO uint8_t NOPT7; /*!< Complementary Option byte 7 */
}
OPT_TypeDef;
/*----------------------------------------------------------------------------*/
/**
* @brief Independent Watchdog (IWDG)
*/
typedef struct IWDG_struct
{
__IO uint8_t KR; /*!< Key Register */
__IO uint8_t PR; /*!< Prescaler Register */
__IO uint8_t RLR; /*!< Reload Register */
}
IWDG_TypeDef;
/** @addtogroup IWDG_Registers_Reset_Value
* @{
*/
#define IWDG_PR_RESET_VALUE ((uint8_t)0x00)
#define IWDG_RLR_RESET_VALUE ((uint8_t)0xFF)
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Window Watchdog (WWDG)
*/
typedef struct WWDG_struct
{
__IO uint8_t CR; /*!< Control Register */
__IO uint8_t WR; /*!< Window Register */
}
WWDG_TypeDef;
/** @addtogroup WWDG_Registers_Reset_Value
* @{
*/
#define WWDG_CR_RESET_VALUE ((uint8_t)0x7F)
#define WWDG_WR_RESET_VALUE ((uint8_t)0x7F)
/**
* @}
*/
/** @addtogroup WWDG_Registers_Bits_Definition
* @{
*/
#define WWDG_CR_WDGA ((uint8_t)0x80) /*!< WDGA bit mask */
#define WWDG_CR_T6 ((uint8_t)0x40) /*!< T6 bit mask */
#define WWDG_CR_T ((uint8_t)0x7F) /*!< T bits mask */
#define WWDG_WR_MSB ((uint8_t)0x80) /*!< MSB bit mask */
#define WWDG_WR_W ((uint8_t)0x7F) /*!< W bits mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Reset Controller (RST)
*/
typedef struct RST_struct
{
__IO uint8_t SR; /*!< Reset status register */
}
RST_TypeDef;
/** @addtogroup RST_Registers_Bits_Definition
* @{
*/
#define RST_SR_EMCF ((uint8_t)0x10) /*!< EMC reset flag bit mask */
#define RST_SR_SWIMF ((uint8_t)0x08) /*!< SWIM reset flag bit mask */
#define RST_SR_ILLOPF ((uint8_t)0x04) /*!< Illegal opcode reset flag bit mask */
#define RST_SR_IWDGF ((uint8_t)0x02) /*!< IWDG reset flag bit mask */
#define RST_SR_WWDGF ((uint8_t)0x01) /*!< WWDG reset flag bit mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Serial Peripheral Interface (SPI)
*/
typedef struct SPI_struct
{
__IO uint8_t CR1; /*!< SPI control register 1 */
__IO uint8_t CR2; /*!< SPI control register 2 */
__IO uint8_t ICR; /*!< SPI interrupt control register */
__IO uint8_t SR; /*!< SPI status register */
__IO uint8_t DR; /*!< SPI data I/O register */
__IO uint8_t CRCPR; /*!< SPI CRC polynomial register */
__IO uint8_t RXCRCR; /*!< SPI Rx CRC register */
__IO uint8_t TXCRCR; /*!< SPI Tx CRC register */
}
SPI_TypeDef;
/** @addtogroup SPI_Registers_Reset_Value
* @{
*/
#define SPI_CR1_RESET_VALUE ((uint8_t)0x00) /*!< Control Register 1 reset value */
#define SPI_CR2_RESET_VALUE ((uint8_t)0x00) /*!< Control Register 2 reset value */
#define SPI_ICR_RESET_VALUE ((uint8_t)0x00) /*!< Interrupt Control Register reset value */
#define SPI_SR_RESET_VALUE ((uint8_t)0x02) /*!< Status Register reset value */
#define SPI_DR_RESET_VALUE ((uint8_t)0x00) /*!< Data Register reset value */
#define SPI_CRCPR_RESET_VALUE ((uint8_t)0x07) /*!< Polynomial Register reset value */
#define SPI_RXCRCR_RESET_VALUE ((uint8_t)0x00) /*!< RX CRC Register reset value */
#define SPI_TXCRCR_RESET_VALUE ((uint8_t)0x00) /*!< TX CRC Register reset value */
/**
* @}
*/
/** @addtogroup SPI_Registers_Bits_Definition
* @{
*/
#define SPI_CR1_LSBFIRST ((uint8_t)0x80) /*!< Frame format mask */
#define SPI_CR1_SPE ((uint8_t)0x40) /*!< Enable bits mask */
#define SPI_CR1_BR ((uint8_t)0x38) /*!< Baud rate control mask */
#define SPI_CR1_MSTR ((uint8_t)0x04) /*!< Master Selection mask */
#define SPI_CR1_CPOL ((uint8_t)0x02) /*!< Clock Polarity mask */
#define SPI_CR1_CPHA ((uint8_t)0x01) /*!< Clock Phase mask */
#define SPI_CR2_BDM ((uint8_t)0x80) /*!< Bi-directional data mode enable mask */
#define SPI_CR2_BDOE ((uint8_t)0x40) /*!< Output enable in bi-directional mode mask */
#define SPI_CR2_CRCEN ((uint8_t)0x20) /*!< Hardware CRC calculation enable mask */
#define SPI_CR2_CRCNEXT ((uint8_t)0x10) /*!< Transmit CRC next mask */
#define SPI_CR2_RXONLY ((uint8_t)0x04) /*!< Receive only mask */
#define SPI_CR2_SSM ((uint8_t)0x02) /*!< Software slave management mask */
#define SPI_CR2_SSI ((uint8_t)0x01) /*!< Internal slave select mask */
#define SPI_ICR_TXEI ((uint8_t)0x80) /*!< Tx buffer empty interrupt enable mask */
#define SPI_ICR_RXEI ((uint8_t)0x40) /*!< Rx buffer empty interrupt enable mask */
#define SPI_ICR_ERRIE ((uint8_t)0x20) /*!< Error interrupt enable mask */
#define SPI_ICR_WKIE ((uint8_t)0x10) /*!< Wake-up interrupt enable mask */
#define SPI_SR_BSY ((uint8_t)0x80) /*!< Busy flag */
#define SPI_SR_OVR ((uint8_t)0x40) /*!< Overrun flag */
#define SPI_SR_MODF ((uint8_t)0x20) /*!< Mode fault */
#define SPI_SR_CRCERR ((uint8_t)0x10) /*!< CRC error flag */
#define SPI_SR_WKUP ((uint8_t)0x08) /*!< Wake-Up flag */
#define SPI_SR_TXE ((uint8_t)0x02) /*!< Transmit buffer empty */
#define SPI_SR_RXNE ((uint8_t)0x01) /*!< Receive buffer not empty */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Universal Synchronous Asynchronous Receiver Transmitter (UART1)
*/
typedef struct UART1_struct
{
__IO uint8_t SR; /*!< UART1 status register */
__IO uint8_t DR; /*!< UART1 data register */
__IO uint8_t BRR1; /*!< UART1 baud rate register */
__IO uint8_t BRR2; /*!< UART1 DIV mantissa[11:8] SCIDIV fraction */
__IO uint8_t CR1; /*!< UART1 control register 1 */
__IO uint8_t CR2; /*!< UART1 control register 2 */
__IO uint8_t CR3; /*!< UART1 control register 3 */
__IO uint8_t CR4; /*!< UART1 control register 4 */
__IO uint8_t CR5; /*!< UART1 control register 5 */
__IO uint8_t GTR; /*!< UART1 guard time register */
__IO uint8_t PSCR; /*!< UART1 prescaler register */
}
UART1_TypeDef;
/** @addtogroup UART1_Registers_Reset_Value
* @{
*/
#define UART1_SR_RESET_VALUE ((uint8_t)0xC0)
#define UART1_BRR1_RESET_VALUE ((uint8_t)0x00)
#define UART1_BRR2_RESET_VALUE ((uint8_t)0x00)
#define UART1_CR1_RESET_VALUE ((uint8_t)0x00)
#define UART1_CR2_RESET_VALUE ((uint8_t)0x00)
#define UART1_CR3_RESET_VALUE ((uint8_t)0x00)
#define UART1_CR4_RESET_VALUE ((uint8_t)0x00)
#define UART1_CR5_RESET_VALUE ((uint8_t)0x00)
#define UART1_GTR_RESET_VALUE ((uint8_t)0x00)
#define UART1_PSCR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup UART1_Registers_Bits_Definition
* @{
*/
#define UART1_SR_TXE ((uint8_t)0x80) /*!< Transmit Data Register Empty mask */
#define UART1_SR_TC ((uint8_t)0x40) /*!< Transmission Complete mask */
#define UART1_SR_RXNE ((uint8_t)0x20) /*!< Read Data Register Not Empty mask */
#define UART1_SR_IDLE ((uint8_t)0x10) /*!< IDLE line detected mask */
#define UART1_SR_OR ((uint8_t)0x08) /*!< OverRun error mask */
#define UART1_SR_NF ((uint8_t)0x04) /*!< Noise Flag mask */
#define UART1_SR_FE ((uint8_t)0x02) /*!< Framing Error mask */
#define UART1_SR_PE ((uint8_t)0x01) /*!< Parity Error mask */
#define UART1_BRR1_DIVM ((uint8_t)0xFF) /*!< LSB mantissa of UART1DIV [7:0] mask */
#define UART1_BRR2_DIVM ((uint8_t)0xF0) /*!< MSB mantissa of UART1DIV [11:8] mask */
#define UART1_BRR2_DIVF ((uint8_t)0x0F) /*!< Fraction bits of UART1DIV [3:0] mask */
#define UART1_CR1_R8 ((uint8_t)0x80) /*!< Receive Data bit 8 */
#define UART1_CR1_T8 ((uint8_t)0x40) /*!< Transmit data bit 8 */
#define UART1_CR1_UARTD ((uint8_t)0x20) /*!< UART1 Disable (for low power consumption) */
#define UART1_CR1_M ((uint8_t)0x10) /*!< Word length mask */
#define UART1_CR1_WAKE ((uint8_t)0x08) /*!< Wake-up method mask */
#define UART1_CR1_PCEN ((uint8_t)0x04) /*!< Parity Control Enable mask */
#define UART1_CR1_PS ((uint8_t)0x02) /*!< UART1 Parity Selection */
#define UART1_CR1_PIEN ((uint8_t)0x01) /*!< UART1 Parity Interrupt Enable mask */
#define UART1_CR2_TIEN ((uint8_t)0x80) /*!< Transmitter Interrupt Enable mask */
#define UART1_CR2_TCIEN ((uint8_t)0x40) /*!< Transmission Complete Interrupt Enable mask */
#define UART1_CR2_RIEN ((uint8_t)0x20) /*!< Receiver Interrupt Enable mask */
#define UART1_CR2_ILIEN ((uint8_t)0x10) /*!< IDLE Line Interrupt Enable mask */
#define UART1_CR2_TEN ((uint8_t)0x08) /*!< Transmitter Enable mask */
#define UART1_CR2_REN ((uint8_t)0x04) /*!< Receiver Enable mask */
#define UART1_CR2_RWU ((uint8_t)0x02) /*!< Receiver Wake-Up mask */
#define UART1_CR2_SBK ((uint8_t)0x01) /*!< Send Break mask */
#define UART1_CR3_LINEN ((uint8_t)0x40) /*!< Alternate Function output mask */
#define UART1_CR3_STOP ((uint8_t)0x30) /*!< STOP bits [1:0] mask */
#define UART1_CR3_CKEN ((uint8_t)0x08) /*!< Clock Enable mask */
#define UART1_CR3_CPOL ((uint8_t)0x04) /*!< Clock Polarity mask */
#define UART1_CR3_CPHA ((uint8_t)0x02) /*!< Clock Phase mask */
#define UART1_CR3_LBCL ((uint8_t)0x01) /*!< Last Bit Clock pulse mask */
#define UART1_CR4_LBDIEN ((uint8_t)0x40) /*!< LIN Break Detection Interrupt Enable mask */
#define UART1_CR4_LBDL ((uint8_t)0x20) /*!< LIN Break Detection Length mask */
#define UART1_CR4_LBDF ((uint8_t)0x10) /*!< LIN Break Detection Flag mask */
#define UART1_CR4_ADD ((uint8_t)0x0F) /*!< Address of the UART1 node mask */
#define UART1_CR5_SCEN ((uint8_t)0x20) /*!< Smart Card Enable mask */
#define UART1_CR5_NACK ((uint8_t)0x10) /*!< Smart Card Nack Enable mask */
#define UART1_CR5_HDSEL ((uint8_t)0x08) /*!< Half-Duplex Selection mask */
#define UART1_CR5_IRLP ((uint8_t)0x04) /*!< Irda Low Power Selection mask */
#define UART1_CR5_IREN ((uint8_t)0x02) /*!< Irda Enable mask */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Universal Synchronous Asynchronous Receiver Transmitter (UART2)
*/
typedef struct UART2_struct
{
__IO uint8_t SR; /*!< UART1 status register */
__IO uint8_t DR; /*!< UART1 data register */
__IO uint8_t BRR1; /*!< UART1 baud rate register */
__IO uint8_t BRR2; /*!< UART1 DIV mantissa[11:8] SCIDIV fraction */
__IO uint8_t CR1; /*!< UART1 control register 1 */
__IO uint8_t CR2; /*!< UART1 control register 2 */
__IO uint8_t CR3; /*!< UART1 control register 3 */
__IO uint8_t CR4; /*!< UART1 control register 4 */
__IO uint8_t CR5; /*!< UART1 control register 5 */
__IO uint8_t CR6; /*!< UART1 control register 6 */
__IO uint8_t GTR; /*!< UART1 guard time register */
__IO uint8_t PSCR; /*!< UART1 prescaler register */
}
UART2_TypeDef;
/** @addtogroup UART2_Registers_Reset_Value
* @{
*/
#define UART2_SR_RESET_VALUE ((uint8_t)0xC0)
#define UART2_BRR1_RESET_VALUE ((uint8_t)0x00)
#define UART2_BRR2_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR1_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR2_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR3_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR4_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR5_RESET_VALUE ((uint8_t)0x00)
#define UART2_CR6_RESET_VALUE ((uint8_t)0x00)
#define UART2_GTR_RESET_VALUE ((uint8_t)0x00)
#define UART2_PSCR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup UART2_Registers_Bits_Definition
* @{
*/
#define UART2_SR_TXE ((uint8_t)0x80) /*!< Transmit Data Register Empty mask */
#define UART2_SR_TC ((uint8_t)0x40) /*!< Transmission Complete mask */
#define UART2_SR_RXNE ((uint8_t)0x20) /*!< Read Data Register Not Empty mask */
#define UART2_SR_IDLE ((uint8_t)0x10) /*!< IDLE line detected mask */
#define UART2_SR_OR ((uint8_t)0x08) /*!< OverRun error mask */
#define UART2_SR_NF ((uint8_t)0x04) /*!< Noise Flag mask */
#define UART2_SR_FE ((uint8_t)0x02) /*!< Framing Error mask */
#define UART2_SR_PE ((uint8_t)0x01) /*!< Parity Error mask */
#define UART2_BRR1_DIVM ((uint8_t)0xFF) /*!< LSB mantissa of UART2DIV [7:0] mask */
#define UART2_BRR2_DIVM ((uint8_t)0xF0) /*!< MSB mantissa of UART2DIV [11:8] mask */
#define UART2_BRR2_DIVF ((uint8_t)0x0F) /*!< Fraction bits of UART2DIV [3:0] mask */
#define UART2_CR1_R8 ((uint8_t)0x80) /*!< Receive Data bit 8 */
#define UART2_CR1_T8 ((uint8_t)0x40) /*!< Transmit data bit 8 */
#define UART2_CR1_UARTD ((uint8_t)0x20) /*!< UART2 Disable (for low power consumption) */
#define UART2_CR1_M ((uint8_t)0x10) /*!< Word length mask */
#define UART2_CR1_WAKE ((uint8_t)0x08) /*!< Wake-up method mask */
#define UART2_CR1_PCEN ((uint8_t)0x04) /*!< Parity Control Enable mask */
#define UART2_CR1_PS ((uint8_t)0x02) /*!< UART2 Parity Selection */
#define UART2_CR1_PIEN ((uint8_t)0x01) /*!< UART2 Parity Interrupt Enable mask */
#define UART2_CR2_TIEN ((uint8_t)0x80) /*!< Transmitter Interrupt Enable mask */
#define UART2_CR2_TCIEN ((uint8_t)0x40) /*!< Transmission Complete Interrupt Enable mask */
#define UART2_CR2_RIEN ((uint8_t)0x20) /*!< Receiver Interrupt Enable mask */
#define UART2_CR2_ILIEN ((uint8_t)0x10) /*!< IDLE Line Interrupt Enable mask */
#define UART2_CR2_TEN ((uint8_t)0x08) /*!< Transmitter Enable mask */
#define UART2_CR2_REN ((uint8_t)0x04) /*!< Receiver Enable mask */
#define UART2_CR2_RWU ((uint8_t)0x02) /*!< Receiver Wake-Up mask */
#define UART2_CR2_SBK ((uint8_t)0x01) /*!< Send Break mask */
#define UART2_CR3_LINEN ((uint8_t)0x40) /*!< Alternate Function output mask */
#define UART2_CR3_STOP ((uint8_t)0x30) /*!< STOP bits [1:0] mask */
#define UART2_CR3_CKEN ((uint8_t)0x08) /*!< Clock Enable mask */
#define UART2_CR3_CPOL ((uint8_t)0x04) /*!< Clock Polarity mask */
#define UART2_CR3_CPHA ((uint8_t)0x02) /*!< Clock Phase mask */
#define UART2_CR3_LBCL ((uint8_t)0x01) /*!< Last Bit Clock pulse mask */
#define UART2_CR4_LBDIEN ((uint8_t)0x40) /*!< LIN Break Detection Interrupt Enable mask */
#define UART2_CR4_LBDL ((uint8_t)0x20) /*!< LIN Break Detection Length mask */
#define UART2_CR4_LBDF ((uint8_t)0x10) /*!< LIN Break Detection Flag mask */
#define UART2_CR4_ADD ((uint8_t)0x0F) /*!< Address of the UART2 node mask */
#define UART2_CR5_SCEN ((uint8_t)0x20) /*!< Smart Card Enable mask */
#define UART2_CR5_NACK ((uint8_t)0x10) /*!< Smart Card Nack Enable mask */
#define UART2_CR5_HDSEL ((uint8_t)0x08) /*!< Half-Duplex Selection mask */
#define UART2_CR5_IRLP ((uint8_t)0x04) /*!< Irda Low Power Selection mask */
#define UART2_CR5_IREN ((uint8_t)0x02) /*!< Irda Enable mask */
#define UART2_CR6_LDUM ((uint8_t)0x80) /*!< LIN Divider Update Method */
#define UART2_CR6_LSLV ((uint8_t)0x20) /*!< LIN Slave Enable */
#define UART2_CR6_LASE ((uint8_t)0x10) /*!< LIN Auto synchronization Enable */
#define UART2_CR6_LHDIEN ((uint8_t)0x04) /*!< LIN Header Detection Interrupt Enable */
#define UART2_CR6_LHDF ((uint8_t)0x02) /*!< LIN Header Detection Flag */
#define UART2_CR6_LSF ((uint8_t)0x01) /*!< LIN Synch Field */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief LIN Universal Asynchronous Receiver Transmitter (UART3)
*/
typedef struct UART3_struct
{
__IO uint8_t SR; /*!< status register */
__IO uint8_t DR; /*!< data register */
__IO uint8_t BRR1; /*!< baud rate register */
__IO uint8_t BRR2; /*!< DIV mantissa[11:8] SCIDIV fraction */
__IO uint8_t CR1; /*!< control register 1 */
__IO uint8_t CR2; /*!< control register 2 */
__IO uint8_t CR3; /*!< control register 3 */
__IO uint8_t CR4; /*!< control register 4 */
uint8_t RESERVED; /*!< Reserved byte */
__IO uint8_t CR6; /*!< control register 5 */
}
UART3_TypeDef;
/** @addtogroup UART3_Registers_Reset_Value
* @{
*/
#define UART3_SR_RESET_VALUE ((uint8_t)0xC0)
#define UART3_BRR1_RESET_VALUE ((uint8_t)0x00)
#define UART3_BRR2_RESET_VALUE ((uint8_t)0x00)
#define UART3_CR1_RESET_VALUE ((uint8_t)0x00)
#define UART3_CR2_RESET_VALUE ((uint8_t)0x00)
#define UART3_CR3_RESET_VALUE ((uint8_t)0x00)
#define UART3_CR4_RESET_VALUE ((uint8_t)0x00)
#define UART3_CR6_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup UART3_Registers_Bits_Definition
* @{
*/
#define UART3_SR_TXE ((uint8_t)0x80) /*!< Transmit Data Register Empty mask */
#define UART3_SR_TC ((uint8_t)0x40) /*!< Transmission Complete mask */
#define UART3_SR_RXNE ((uint8_t)0x20) /*!< Read Data Register Not Empty mask */
#define UART3_SR_IDLE ((uint8_t)0x10) /*!< IDLE line detected mask */
#define UART3_SR_OR ((uint8_t)0x08) /*!< OverRun error mask */
#define UART3_SR_NF ((uint8_t)0x04) /*!< Noise Flag mask */
#define UART3_SR_FE ((uint8_t)0x02) /*!< Framing Error mask */
#define UART3_SR_PE ((uint8_t)0x01) /*!< Parity Error mask */
#define UART3_BRR1_DIVM ((uint8_t)0xFF) /*!< LSB mantissa of UARTDIV [7:0] mask */
#define UART3_BRR2_DIVM ((uint8_t)0xF0) /*!< MSB mantissa of UARTDIV [11:8] mask */
#define UART3_BRR2_DIVF ((uint8_t)0x0F) /*!< Fraction bits of UARTDIV [3:0] mask */
#define UART3_CR1_R8 ((uint8_t)0x80) /*!< Receive Data bit 8 */
#define UART3_CR1_T8 ((uint8_t)0x40) /*!< Transmit data bit 8 */
#define UART3_CR1_UARTD ((uint8_t)0x20) /*!< UART Disable (for low power consumption) */
#define UART3_CR1_M ((uint8_t)0x10) /*!< Word length mask */
#define UART3_CR1_WAKE ((uint8_t)0x08) /*!< Wake-up method mask */
#define UART3_CR1_PCEN ((uint8_t)0x04) /*!< Parity control enable mask */
#define UART3_CR1_PS ((uint8_t)0x02) /*!< Parity selection bit mask */
#define UART3_CR1_PIEN ((uint8_t)0x01) /*!< Parity interrupt enable bit mask */
#define UART3_CR2_TIEN ((uint8_t)0x80) /*!< Transmitter Interrupt Enable mask */
#define UART3_CR2_TCIEN ((uint8_t)0x40) /*!< Transmission Complete Interrupt Enable mask */
#define UART3_CR2_RIEN ((uint8_t)0x20) /*!< Receiver Interrupt Enable mask */
#define UART3_CR2_ILIEN ((uint8_t)0x10) /*!< IDLE Line Interrupt Enable mask */
#define UART3_CR2_TEN ((uint8_t)0x08) /*!< Transmitter Enable mask */
#define UART3_CR2_REN ((uint8_t)0x04) /*!< Receiver Enable mask */
#define UART3_CR2_RWU ((uint8_t)0x02) /*!< Receiver Wake-Up mask */
#define UART3_CR2_SBK ((uint8_t)0x01) /*!< Send Break mask */
#define UART3_CR3_LINEN ((uint8_t)0x40) /*!< Alternate Function output mask */
#define UART3_CR3_STOP ((uint8_t)0x30) /*!< STOP bits [1:0] mask */
#define UART3_CR4_LBDIEN ((uint8_t)0x40) /*!< LIN Break Detection Interrupt Enable mask */
#define UART3_CR4_LBDL ((uint8_t)0x20) /*!< LIN Break Detection Length mask */
#define UART3_CR4_LBDF ((uint8_t)0x10) /*!< LIN Break Detection Flag mask */
#define UART3_CR4_ADD ((uint8_t)0x0F) /*!< Address of the UART3 node mask */
#define UART3_CR6_LDUM ((uint8_t)0x80) /*!< LIN Divider Update Method */
#define UART3_CR6_LSLV ((uint8_t)0x20) /*!< LIN Slave Enable */
#define UART3_CR6_LASE ((uint8_t)0x10) /*!< LIN Auto synchronization Enable */
#define UART3_CR6_LHDIEN ((uint8_t)0x04) /*!< LIN Header Detection Interrupt Enable */
#define UART3_CR6_LHDF ((uint8_t)0x02) /*!< LIN Header Detection Flag */
#define UART3_CR6_LSF ((uint8_t)0x01) /*!< LIN Synch Field */
/**
* @}
*/
/*----------------------------------------------------------------------------*/
/**
* @brief Controller Area Network (CAN)
*/
typedef struct
{
__IO uint8_t MCR; /*!< CAN master control register */
__IO uint8_t MSR; /*!< CAN master status register */
__IO uint8_t TSR; /*!< CAN transmit status register */
__IO uint8_t TPR; /*!< CAN transmit priority register */
__IO uint8_t RFR; /*!< CAN receive FIFO register */
__IO uint8_t IER; /*!< CAN interrupt enable register */
__IO uint8_t DGR; /*!< CAN diagnosis register */
__IO uint8_t PSR; /*!< CAN page selection register */
union
{
struct
{
__IO uint8_t MCSR;
__IO uint8_t MDLCR;
__IO uint8_t MIDR1;
__IO uint8_t MIDR2;
__IO uint8_t MIDR3;
__IO uint8_t MIDR4;
__IO uint8_t MDAR1;
__IO uint8_t MDAR2;
__IO uint8_t MDAR3;
__IO uint8_t MDAR4;
__IO uint8_t MDAR5;
__IO uint8_t MDAR6;
__IO uint8_t MDAR7;
__IO uint8_t MDAR8;
__IO uint8_t MTSRL;
__IO uint8_t MTSRH;
}
TxMailbox;
struct
{
__IO uint8_t FR01;
__IO uint8_t FR02;
__IO uint8_t FR03;
__IO uint8_t FR04;
__IO uint8_t FR05;
__IO uint8_t FR06;
__IO uint8_t FR07;
__IO uint8_t FR08;
__IO uint8_t FR09;
__IO uint8_t FR10;
__IO uint8_t FR11;
__IO uint8_t FR12;
__IO uint8_t FR13;
__IO uint8_t FR14;
__IO uint8_t FR15;
__IO uint8_t FR16;
}
Filter;
struct
{
__IO uint8_t F0R1;
__IO uint8_t F0R2;
__IO uint8_t F0R3;
__IO uint8_t F0R4;
__IO uint8_t F0R5;
__IO uint8_t F0R6;
__IO uint8_t F0R7;
__IO uint8_t F0R8;
__IO uint8_t F1R1;
__IO uint8_t F1R2;
__IO uint8_t F1R3;
__IO uint8_t F1R4;
__IO uint8_t F1R5;
__IO uint8_t F1R6;
__IO uint8_t F1R7;
__IO uint8_t F1R8;
}
Filter01;
struct
{
__IO uint8_t F2R1;
__IO uint8_t F2R2;
__IO uint8_t F2R3;
__IO uint8_t F2R4;
__IO uint8_t F2R5;
__IO uint8_t F2R6;
__IO uint8_t F2R7;
__IO uint8_t F2R8;
__IO uint8_t F3R1;
__IO uint8_t F3R2;
__IO uint8_t F3R3;
__IO uint8_t F3R4;
__IO uint8_t F3R5;
__IO uint8_t F3R6;
__IO uint8_t F3R7;
__IO uint8_t F3R8;
}
Filter23;
struct
{
__IO uint8_t F4R1;
__IO uint8_t F4R2;
__IO uint8_t F4R3;
__IO uint8_t F4R4;
__IO uint8_t F4R5;
__IO uint8_t F4R6;
__IO uint8_t F4R7;
__IO uint8_t F4R8;
__IO uint8_t F5R1;
__IO uint8_t F5R2;
__IO uint8_t F5R3;
__IO uint8_t F5R4;
__IO uint8_t F5R5;
__IO uint8_t F5R6;
__IO uint8_t F5R7;
__IO uint8_t F5R8;
}
Filter45;
struct
{
__IO uint8_t ESR;
__IO uint8_t EIER;
__IO uint8_t TECR;
__IO uint8_t RECR;
__IO uint8_t BTR1;
__IO uint8_t BTR2;
u8 Reserved1[2];
__IO uint8_t FMR1;
__IO uint8_t FMR2;
__IO uint8_t FCR1;
__IO uint8_t FCR2;
__IO uint8_t FCR3;
u8 Reserved2[3];
}
Config;
struct
{
__IO uint8_t MFMI;
__IO uint8_t MDLCR;
__IO uint8_t MIDR1;
__IO uint8_t MIDR2;
__IO uint8_t MIDR3;
__IO uint8_t MIDR4;
__IO uint8_t MDAR1;
__IO uint8_t MDAR2;
__IO uint8_t MDAR3;
__IO uint8_t MDAR4;
__IO uint8_t MDAR5;
__IO uint8_t MDAR6;
__IO uint8_t MDAR7;
__IO uint8_t MDAR8;
__IO uint8_t MTSRL;
__IO uint8_t MTSRH;
}
RxFIFO;
}Page;
} CAN_TypeDef;
/** @addtogroup CAN_Registers_Bits_Definition
* @{
*/
/*******************************Common****************************************/
/* CAN Master Control Register bits */
#define CAN_MCR_INRQ ((uint8_t)0x01)
#define CAN_MCR_SLEEP ((uint8_t)0x02)
#define CAN_MCR_TXFP ((uint8_t)0x04)
#define CAN_MCR_RFLM ((uint8_t)0x08)
#define CAN_MCR_NART ((uint8_t)0x10)
#define CAN_MCR_AWUM ((uint8_t)0x20)
#define CAN_MCR_ABOM ((uint8_t)0x40)
#define CAN_MCR_TTCM ((uint8_t)0x80)
/* CAN Master Status Register bits */
#define CAN_MSR_INAK ((uint8_t)0x01)
#define CAN_MSR_SLAK ((uint8_t)0x02)
#define CAN_MSR_ERRI ((uint8_t)0x04)
#define CAN_MSR_WKUI ((uint8_t)0x08)
#define CAN_MSR_TX ((uint8_t)0x10)
#define CAN_MSR_RX ((uint8_t)0x20)
/* CAN Transmit Status Register bits */
#define CAN_TSR_RQCP0 ((uint8_t)0x01)
#define CAN_TSR_RQCP1 ((uint8_t)0x02)
#define CAN_TSR_RQCP2 ((uint8_t)0x04)
#define CAN_TSR_RQCP012 ((uint8_t)0x07)
#define CAN_TSR_TXOK0 ((uint8_t)0x10)
#define CAN_TSR_TXOK1 ((uint8_t)0x20)
#define CAN_TSR_TXOK2 ((uint8_t)0x40)
#define CAN_TPR_CODE0 ((uint8_t)0x01)
#define CAN_TPR_TME0 ((uint8_t)0x04)
#define CAN_TPR_TME1 ((uint8_t)0x08)
#define CAN_TPR_TME2 ((uint8_t)0x10)
#define CAN_TPR_LOW0 ((uint8_t)0x20)
#define CAN_TPR_LOW1 ((uint8_t)0x40)
#define CAN_TPR_LOW2 ((uint8_t)0x80)
/* CAN Receive FIFO Register bits */
#define CAN_RFR_FMP01 ((uint8_t)0x03)
#define CAN_RFR_FULL ((uint8_t)0x08)
#define CAN_RFR_FOVR ((uint8_t)0x10)
#define CAN_RFR_RFOM ((uint8_t)0x20)
/* CAN Interrupt Register bits */
#define CAN_IER_TMEIE ((uint8_t)0x01)
#define CAN_IER_FMPIE ((uint8_t)0x02)
#define CAN_IER_FFIE ((uint8_t)0x04)
#define CAN_IER_FOVIE ((uint8_t)0x08)
#define CAN_IER_WKUIE ((uint8_t)0x80)
/* CAN diagnostic Register bits */
#define CAN_DGR_LBKM ((uint8_t)0x01)
#define CAN_DGR_SLIM ((uint8_t)0x02)
#define CAN_DGR_SAMP ((uint8_t)0x04)
#define CAN_DGR_RX ((uint8_t)0x08)
#define CAN_DGR_TXM2E ((uint8_t)0x10)
/* CAN page select Register bits */
#define CAN_PSR_PS0 ((uint8_t)0x01)
#define CAN_PSR_PS1 ((uint8_t)0x02)
#define CAN_PSR_PS2 ((uint8_t)0x04)
/*********************Tx MailBox & Fifo Page common bits***********************/
#define CAN_MCSR_TXRQ ((uint8_t)0x01)
#define CAN_MCSR_ABRQ ((uint8_t)0x02)
#define CAN_MCSR_RQCP ((uint8_t)0x04)
#define CAN_MCSR_TXOK ((uint8_t)0x08)
#define CAN_MCSR_ALST ((uint8_t)0x10)
#define CAN_MCSR_TERR ((uint8_t)0x20)
#define CAN_MDLCR_DLC ((uint8_t)0x0F)
#define CAN_MDLCR_TGT ((uint8_t)0x80)
#define CAN_MIDR1_RTR ((uint8_t)0x20)
#define CAN_MIDR1_IDE ((uint8_t)0x40)
/*************************Filter Page******************************************/
/* CAN Error Status Register bits */
#define CAN_ESR_EWGF ((uint8_t)0x01)
#define CAN_ESR_EPVF ((uint8_t)0x02)
#define CAN_ESR_BOFF ((uint8_t)0x04)
#define CAN_ESR_LEC0 ((uint8_t)0x10)
#define CAN_ESR_LEC1 ((uint8_t)0x20)
#define CAN_ESR_LEC2 ((uint8_t)0x40)
#define CAN_ESR_LEC ((uint8_t)0x70)
/* CAN Error Status Register bits */
#define CAN_EIER_EWGIE ((uint8_t)0x01)
#define CAN_EIER_EPVIE ((uint8_t)0x02)
#define CAN_EIER_BOFIE ((uint8_t)0x04)
#define CAN_EIER_LECIE ((uint8_t)0x10)
#define CAN_EIER_ERRIE ((uint8_t)0x80)
/* CAN transmit error counter Register bits(CAN_TECR) */
#define CAN_TECR_TEC0 ((uint8_t)0x01)
#define CAN_TECR_TEC1 ((uint8_t)0x02)
#define CAN_TECR_TEC2 ((uint8_t)0x04)
#define CAN_TECR_TEC3 ((uint8_t)0x08)
#define CAN_TECR_TEC4 ((uint8_t)0x10)
#define CAN_TECR_TEC5 ((uint8_t)0x20)
#define CAN_TECR_TEC6 ((uint8_t)0x40)
#define CAN_TECR_TEC7 ((uint8_t)0x80)
/* CAN RECEIVE error counter Register bits(CAN_TECR) */
#define CAN_RECR_REC0 ((uint8_t)0x01)
#define CAN_RECR_REC1 ((uint8_t)0x02)
#define CAN_RECR_REC2 ((uint8_t)0x04)
#define CAN_RECR_REC3 ((uint8_t)0x08)
#define CAN_RECR_REC4 ((uint8_t)0x10)
#define CAN_RECR_REC5 ((uint8_t)0x20)
#define CAN_RECR_REC6 ((uint8_t)0x40)
#define CAN_RECR_REC7 ((uint8_t)0x80)
/* CAN filter mode register bits (CAN_FMR) */
#define CAN_FMR1_FML0 ((uint8_t)0x01)
#define CAN_FMR1_FMH0 ((uint8_t)0x02)
#define CAN_FMR1_FML1 ((uint8_t)0x04)
#define CAN_FMR1_FMH1 ((uint8_t)0x08)
#define CAN_FMR1_FML2 ((uint8_t)0x10)
#define CAN_FMR1_FMH2 ((uint8_t)0x20)
#define CAN_FMR1_FML3 ((uint8_t)0x40)
#define CAN_FMR1_FMH3 ((uint8_t)0x80)
#define CAN_FMR2_FML4 ((uint8_t)0x01)
#define CAN_FMR2_FMH4 ((uint8_t)0x02)
#define CAN_FMR2_FML5 ((uint8_t)0x04)
#define CAN_FMR2_FMH5 ((uint8_t)0x08)
/* CAN filter Config register bits (CAN_FCR) */
#define CAN_FCR1_FACT0 ((uint8_t)0x01)
#define CAN_FCR1_FACT1 ((uint8_t)0x10)
#define CAN_FCR2_FACT2 ((uint8_t)0x01)
#define CAN_FCR2_FACT3 ((uint8_t)0x10)
#define CAN_FCR3_FACT4 ((uint8_t)0x01)
#define CAN_FCR3_FACT5 ((uint8_t)0x10)
#define CAN_FCR1_FSC00 ((uint8_t)0x02)
#define CAN_FCR1_FSC01 ((uint8_t)0x04)
#define CAN_FCR1_FSC10 ((uint8_t)0x20)
#define CAN_FCR1_FSC11 ((uint8_t)0x40)
#define CAN_FCR2_FSC20 ((uint8_t)0x02)
#define CAN_FCR2_FSC21 ((uint8_t)0x04)
#define CAN_FCR2_FSC30 ((uint8_t)0x20)
#define CAN_FCR2_FSC31 ((uint8_t)0x40)
#define CAN_FCR3_FSC40 ((uint8_t)0x02)
#define CAN_FCR3_FSC41 ((uint8_t)0x04)
#define CAN_FCR3_FSC50 ((uint8_t)0x20)
#define CAN_FCR3_FSC51 ((uint8_t)0x40)
/**
* @}
*/
/** @addtogroup CAN_Registers_Reset_Value
* @{
*/
#define CAN_MCR_RESET_VALUE ((uint8_t)0x02)
#define CAN_MSR_RESET_VALUE ((uint8_t)0x02)
#define CAN_TSR_RESET_VALUE ((uint8_t)0x00)
#define CAN_TPR_RESET_VALUE ((uint8_t)0x0C)
#define CAN_RFR_RESET_VALUE ((uint8_t)0x00)
#define CAN_IER_RESET_VALUE ((uint8_t)0x00)
#define CAN_DGR_RESET_VALUE ((uint8_t)0x0C)
#define CAN_PSR_RESET_VALUE ((uint8_t)0x00)
#define CAN_ESR_RESET_VALUE ((uint8_t)0x00)
#define CAN_EIER_RESET_VALUE ((uint8_t)0x00)
#define CAN_TECR_RESET_VALUE ((uint8_t)0x00)
#define CAN_RECR_RESET_VALUE ((uint8_t)0x00)
#define CAN_BTR1_RESET_VALUE ((uint8_t)0x40)
#define CAN_BTR2_RESET_VALUE ((uint8_t)0x23)
#define CAN_FMR1_RESET_VALUE ((uint8_t)0x00)
#define CAN_FMR2_RESET_VALUE ((uint8_t)0x00)
#define CAN_FCR_RESET_VALUE ((uint8_t)0x00)
#define CAN_MFMI_RESET_VALUE ((uint8_t)0x00)
#define CAN_MDLC_RESET_VALUE ((uint8_t)0x00)
#define CAN_MCSR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/**
* @brief Configuration Registers (CFG)
*/
typedef struct CFG_struct
{
__IO uint8_t GCR; /*!< Global Configuration register */
}
CFG_TypeDef;
/** @addtogroup CFG_Registers_Reset_Value
* @{
*/
#define CFG_GCR_RESET_VALUE ((uint8_t)0x00)
/**
* @}
*/
/** @addtogroup CFG_Registers_Bits_Definition
* @{
*/
#define CFG_GCR_SWD ((uint8_t)0x01) /*!< Swim disable bit mask */
#define CFG_GCR_AL ((uint8_t)0x02) /*!< Activation Level bit mask */
/**
* @}
*/
/**
* @}
*/
/******************************************************************************/
/* Peripherals Base Address */
/******************************************************************************/
/** @addtogroup MAP_FILE_Base_Addresses
* @{
*/
#define OPT_BaseAddress 0x4800
#define GPIOA_BaseAddress 0x5000
#define GPIOB_BaseAddress 0x5005
#define GPIOC_BaseAddress 0x500A
#define GPIOD_BaseAddress 0x500F
#define GPIOE_BaseAddress 0x5014
#define GPIOF_BaseAddress 0x5019
#define GPIOG_BaseAddress 0x501E
#define GPIOH_BaseAddress 0x5023
#define GPIOI_BaseAddress 0x5028
#define FLASH_BaseAddress 0x505A
#define EXTI_BaseAddress 0x50A0
#define RST_BaseAddress 0x50B3
#define CLK_BaseAddress 0x50C0
#define WWDG_BaseAddress 0x50D1
#define IWDG_BaseAddress 0x50E0
#define AWU_BaseAddress 0x50F0
#define BEEP_BaseAddress 0x50F3
#define SPI_BaseAddress 0x5200
#define I2C_BaseAddress 0x5210
#define UART1_BaseAddress 0x5230
#define UART2_BaseAddress 0x5240
#define UART3_BaseAddress 0x5240
#define TIM1_BaseAddress 0x5250
#define TIM2_BaseAddress 0x5300
#define TIM3_BaseAddress 0x5320
#define TIM4_BaseAddress 0x5340
#define TIM5_BaseAddress 0x5300
#define TIM6_BaseAddress 0x5340
#define ADC1_BaseAddress 0x53E0
#define ADC2_BaseAddress 0x5400
#define CAN_BaseAddress 0x5420
#define CFG_BaseAddress 0x7F60
#define ITC_BaseAddress 0x7F70
#define DM_BaseAddress 0x7F90
/**
* @}
*/
/******************************************************************************/
/* Peripherals declarations */
/******************************************************************************/
#if defined(STM8S105) || defined(STM8S005) || defined(STM8S103) || defined(STM8S003) || \
defined(STM8S903) || defined(STM8AF626x)
#define ADC1 ((ADC1_TypeDef *) ADC1_BaseAddress)
#endif /* (STM8S105) ||(STM8S103) || (STM8S005) ||(STM8S003) || (STM8S903) || (STM8AF626x) */
#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax)
#define ADC2 ((ADC2_TypeDef *) ADC2_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S007) || (STM8AF52Ax) || (STM8AF62Ax) */
#define AWU ((AWU_TypeDef *) AWU_BaseAddress)
#define BEEP ((BEEP_TypeDef *) BEEP_BaseAddress)
#if defined (STM8S208) || defined (STM8AF52Ax)
#define CAN ((CAN_TypeDef *) CAN_BaseAddress)
#endif /* (STM8S208) || (STM8AF52Ax) */
#define CLK ((CLK_TypeDef *) CLK_BaseAddress)
#define EXTI ((EXTI_TypeDef *) EXTI_BaseAddress)
#define FLASH ((FLASH_TypeDef *) FLASH_BaseAddress)
#define OPT ((OPT_TypeDef *) OPT_BaseAddress)
#define GPIOA ((GPIO_TypeDef *) GPIOA_BaseAddress)
#define GPIOB ((GPIO_TypeDef *) GPIOB_BaseAddress)
#define GPIOC ((GPIO_TypeDef *) GPIOC_BaseAddress)
#define GPIOD ((GPIO_TypeDef *) GPIOD_BaseAddress)
#define GPIOE ((GPIO_TypeDef *) GPIOE_BaseAddress)
#define GPIOF ((GPIO_TypeDef *) GPIOF_BaseAddress)
#if defined(STM8S207) || defined (STM8S007) || defined(STM8S208) || defined(STM8S105) || \
defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x)
#define GPIOG ((GPIO_TypeDef *) GPIOG_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x) */
#if defined(STM8S207) || defined (STM8S007) || defined(STM8S208) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax)
#define GPIOH ((GPIO_TypeDef *) GPIOH_BaseAddress)
#define GPIOI ((GPIO_TypeDef *) GPIOI_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8AF62Ax) || (STM8AF52Ax) */
#define RST ((RST_TypeDef *) RST_BaseAddress)
#define WWDG ((WWDG_TypeDef *) WWDG_BaseAddress)
#define IWDG ((IWDG_TypeDef *) IWDG_BaseAddress)
#define SPI ((SPI_TypeDef *) SPI_BaseAddress)
#define I2C ((I2C_TypeDef *) I2C_BaseAddress)
#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \
defined(STM8S003) ||defined(STM8S903) || defined (STM8AF52Ax) || defined (STM8AF62Ax)
#define UART1 ((UART1_TypeDef *) UART1_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S103) || (STM8S903) || (STM8AF52Ax) || (STM8AF62Ax) */
#if defined (STM8S105) || defined (STM8S005) || defined (STM8AF626x)
#define UART2 ((UART2_TypeDef *) UART2_BaseAddress)
#endif /* STM8S105 || STM8S005 || STM8AF626x */
#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax)
#define UART3 ((UART3_TypeDef *) UART3_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8AF62Ax) || (STM8AF52Ax) */
#define TIM1 ((TIM1_TypeDef *) TIM1_BaseAddress)
#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \
defined(STM8S003) || defined(STM8S105) || defined(STM8S005) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax) || defined (STM8AF626x)
#define TIM2 ((TIM2_TypeDef *) TIM2_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S103) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x)*/
#if defined(STM8S208) || defined(STM8S207) || defined (STM8S007) || defined(STM8S105) || \
defined(STM8S005) || defined (STM8AF52Ax) || defined (STM8AF62Ax) || defined (STM8AF626x)
#define TIM3 ((TIM3_TypeDef *) TIM3_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S105) || (STM8AF62Ax) || (STM8AF52Ax) || (STM8AF626x)*/
#if defined(STM8S208) ||defined(STM8S207) || defined (STM8S007) || defined(STM8S103) || \
defined(STM8S003) || defined(STM8S105) || defined(STM8S005) || defined (STM8AF52Ax) || \
defined (STM8AF62Ax) || defined (STM8AF626x)
#define TIM4 ((TIM4_TypeDef *) TIM4_BaseAddress)
#endif /* (STM8S208) ||(STM8S207) || (STM8S103) || (STM8S105) || (STM8AF52Ax) || (STM8AF62Ax) || (STM8AF626x)*/
#ifdef STM8S903
#define TIM5 ((TIM5_TypeDef *) TIM5_BaseAddress)
#define TIM6 ((TIM6_TypeDef *) TIM6_BaseAddress)
#endif /* STM8S903 */
#define ITC ((ITC_TypeDef *) ITC_BaseAddress)
#define CFG ((CFG_TypeDef *) CFG_BaseAddress)
#define DM ((DM_TypeDef *) DM_BaseAddress)
#ifdef USE_STDPERIPH_DRIVER
#include "stm8s_conf.h"
#endif
/* Exported macro --------------------------------------------------------------*/
/*============================== Interrupts ====================================*/
#ifdef _RAISONANCE_
#include <intrins.h>
#define enableInterrupts() _rim_() /* enable interrupts */
#define disableInterrupts() _sim_() /* disable interrupts */
#define rim() _rim_() /* enable interrupts */
#define sim() _sim_() /* disable interrupts */
#define nop() _nop_() /* No Operation */
#define trap() _trap_() /* Trap (soft IT) */
#define wfi() _wfi_() /* Wait For Interrupt */
#define halt() _halt_() /* Halt */
#elif defined(_COSMIC_)
#define enableInterrupts() {_asm("rim\n");} /* enable interrupts */
#define disableInterrupts() {_asm("sim\n");} /* disable interrupts */
#define rim() {_asm("rim\n");} /* enable interrupts */
#define sim() {_asm("sim\n");} /* disable interrupts */
#define nop() {_asm("nop\n");} /* No Operation */
#define trap() {_asm("trap\n");} /* Trap (soft IT) */
#define wfi() {_asm("wfi\n");} /* Wait For Interrupt */
#define halt() {_asm("halt\n");} /* Halt */
#elif defined(_SDCC_)
#define enableInterrupts() {__asm__("rim\n");} /* enable interrupts */
#define disableInterrupts() {__asm__("sim\n");} /* disable interrupts */
#define rim() {__asm__("rim\n");} /* enable interrupts */
#define sim() {__asm__("sim\n");} /* disable interrupts */
#define nop() {__asm__("nop\n");} /* No Operation */
#define trap() {__asm__("trap\n");} /* Trap (soft IT) */
#define wfi() {__asm__("wfi\n");} /* Wait For Interrupt */
#define halt() {__asm__("halt\n");} /* Halt */
#else /*_IAR_*/
#include <intrinsics.h>
#define enableInterrupts() __enable_interrupt() /* enable interrupts */
#define disableInterrupts() __disable_interrupt() /* disable interrupts */
#define rim() __enable_interrupt() /* enable interrupts */
#define sim() __disable_interrupt() /* disable interrupts */
#define nop() __no_operation() /* No Operation */
#define trap() __trap() /* Trap (soft IT) */
#define wfi() __wait_for_interrupt() /* Wait For Interrupt */
#define halt() __halt() /* Halt */
#endif /*_RAISONANCE_*/
/*============================== Interrupt vector Handling ========================*/
#ifdef _COSMIC_
#define INTERRUPT_HANDLER(a,b) @far @interrupt void a(void)
#define INTERRUPT_HANDLER_TRAP(a) void @far @interrupt a(void)
#endif /* _COSMIC_ */
#ifdef _RAISONANCE_
#define INTERRUPT_HANDLER(a,b) void a(void) interrupt b
#define INTERRUPT_HANDLER_TRAP(a) void a(void) trap
#endif /* _RAISONANCE_ */
#ifdef _IAR_
#define STRINGVECTOR(x) #x
#define VECTOR_ID(x) STRINGVECTOR( vector = (x) )
#define INTERRUPT_HANDLER( a, b ) \
_Pragma( VECTOR_ID( (b)+2 ) ) \
__interrupt void (a)( void )
#define INTERRUPT_HANDLER_TRAP(a) \
_Pragma( VECTOR_ID( 1 ) ) \
__interrupt void (a) (void)
#endif /* _IAR_ */
/*============================== Interrupt Handler declaration ========================*/
#ifdef _COSMIC_
#define INTERRUPT @far @interrupt
#elif defined(_IAR_)
#define INTERRUPT __interrupt
#endif /* _COSMIC_ */
/*============================== Handling bits ====================================*/
/*-----------------------------------------------------------------------------
Method : I
Description : Handle the bit from the character variables.
Comments : The different parameters of commands are
- VAR : Name of the character variable where the bit is located.
- Place : Bit position in the variable (7 6 5 4 3 2 1 0)
- Value : Can be 0 (reset bit) or not 0 (set bit)
The "MskBit" command allows to select some bits in a source
variables and copy it in a destination var (return the value).
The "ValBit" command returns the value of a bit in a char
variable: the bit is reset if it returns 0 else the bit is set.
This method generates not an optimised code yet.
-----------------------------------------------------------------------------*/
#define SetBit(VAR,Place) ( (VAR) |= (uint8_t)((uint8_t)1<<(uint8_t)(Place)) )
#define ClrBit(VAR,Place) ( (VAR) &= (uint8_t)((uint8_t)((uint8_t)1<<(uint8_t)(Place))^(uint8_t)255) )
#define ChgBit(VAR,Place) ( (VAR) ^= (uint8_t)((uint8_t)1<<(uint8_t)(Place)) )
#define AffBit(VAR,Place,Value) ((Value) ? \
((VAR) |= ((uint8_t)1<<(Place))) : \
((VAR) &= (((uint8_t)1<<(Place))^(uint8_t)255)))
#define MskBit(Dest,Msk,Src) ( (Dest) = ((Msk) & (Src)) | ((~(Msk)) & (Dest)) )
#define ValBit(VAR,Place) ((uint8_t)(VAR) & (uint8_t)((uint8_t)1<<(uint8_t)(Place)))
#define BYTE_0(n) ((uint8_t)((n) & (uint8_t)0xFF)) /*!< Returns the low byte of the 32-bit value */
#define BYTE_1(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)8))) /*!< Returns the second byte of the 32-bit value */
#define BYTE_2(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)16))) /*!< Returns the third byte of the 32-bit value */
#define BYTE_3(n) ((uint8_t)(BYTE_0((n) >> (uint8_t)24))) /*!< Returns the high byte of the 32-bit value */
/*============================== Assert Macros ====================================*/
#define IS_STATE_VALUE_OK(SensitivityValue) \
(((SensitivityValue) == ENABLE) || \
((SensitivityValue) == DISABLE))
/*-----------------------------------------------------------------------------
Method : II
Description : Handle directly the bit.
Comments : The idea is to handle directly with the bit name. For that, it is
necessary to have RAM area descriptions (example: HW register...)
and the following command line for each area.
This method generates the most optimized code.
-----------------------------------------------------------------------------*/
#define AREA 0x00 /* The area of bits begins at address 0x10. */
#define BitClr(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) &= (~(1<<(7-(BIT)%8))) )
#define BitSet(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) |= (1<<(7-(BIT)%8)) )
#define BitVal(BIT) ( *((unsigned char *) (AREA+(BIT)/8)) & (1<<(7-(BIT)%8)) )
/* Exported functions ------------------------------------------------------- */
#endif /* __STM8S_H */
/**
* @}
*/
/**
* @}
*/
/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/