Group devel_(Next_Release) Maximize Restore

Open
N/A
0 / 0

devel (Next Release)

Showing results of 37

# Summary Milestone Status Owner Created Updated
49 support for "do while" loops devel_(Next_Release) closed Cary R. 2013-09-15 2013-09-17  
48 Named ports in function calls devel_(Next_Release) open 2013-08-28 2013-08-28  
47 verilog function argument can be incorrect devel_(Next_Release) closed 2012-08-21 2 days ago  
45 no warning on negative delay, related lockup devel_(Next_Release) open 2012-05-13 2012-09-04  
44 support for SystemVerilog "interface" devel_(Next_Release) open 2012-04-15 2013-09-15  
43 support for SystemVerilog "package" devel_(Next_Release) closed Stephen Williams 2012-04-15 2013-05-14  
42 support for SystemVerilog "end labels" devel_(Next_Release) closed Cary R. 2012-04-09 2013-05-14  
41 support for SystemVerilog "parameter type" devel_(Next_Release) open 2012-04-09 2012-12-10  
40 array querying system functions devel_(Next_Release) open Cary R. 2012-03-31 2013-12-19  
39 value list '{} support devel_(Next_Release) open 2012-03-31 2012-12-10  
36 #! vvp for Windows devel_(Next_Release) closed Cary R. 2011-02-14 2011-03-16  
34 `ifdef `endif behavior devel_(Next_Release) closed 2011-01-17 2014-08-22  
33 utf-8 string output support devel_(Next_Release) closed Cary R. 2010-12-29 2011-01-02  
32 ifnone compiler error (no support for Cadence syntax) devel_(Next_Release) open 2010-12-13 2014-08-21  
31 Please don't fail if a system function is called as a task devel_(Next_Release) closed Cary R. 2010-04-12 2010-08-12  
29 Environment Variables in IVerilog Command files devel_(Next_Release) closed Cary R. 2009-10-24 2009-10-29  
26 Make bug ID: 1682885 a feature request devel_(Next_Release) closed 2009-03-29 2009-04-04  
25 Allow flushing LXT output in interactive mode devel_(Next_Release) closed 2009-03-27 2009-04-16  
24 Warn when both default and timescale based delays are found devel_(Next_Release) closed 2009-02-11 2009-04-14  
23 Search path for $readmem{h,b} devel_(Next_Release) closed Cary R. 2009-01-15 2009-04-09  
22 VHDL translation to specify depth devel_(Next_Release) closed Nick Gasson 2008-12-05 2008-12-16  
21 Allow to dump arrays devel_(Next_Release) closed 2008-10-21 2009-04-16  
19 vpi search path inconsistent between iverilog and vvp devel_(Next_Release) open 2008-02-27 2008-03-01  
18 Get verision information reliably devel_(Next_Release) closed 2007-12-12 2008-10-03  
17 add switch to write module hierarchy before elaboration devel_(Next_Release) open 2007-08-19 2009-04-14  
  • Ticket Number
  • Summary
  • Milestone
  • Status
  • Owner
  • Creator
  • Created
  • Updated
  • Labels
 
(applies to this page only)
1 2 > >> (Page 1 of 2)