Re: [CEDET-devel] Semantic support for Vera and SystemVerilog languages


View entire thread