Hello,

Has anyone done any work on CEDET support for SystemVerilog?

I saw some postings from a couple of years ago, but I’m not sure if anything came of it.

If so, could you send me the code so I could help out with support?

 

Thanks,

Andy Pfeiffer