Home

Matt Lewellyn

CEDAR LS is an interactive digital logic simulator to be used for teaching of logic design or testing simple digital designs. It features both low-level logic gates as well as high-level components, including registers and a Z80 microprocessor emulat

Screenshot thumbnail
SR Latch implemented with basic gates


Project Members: