SourceForge
Browse Blog Support Jobs Newsletters Resources
Register Log In
  • Home
  • Browse
Find out more about Apache Open Office Find out more about VLC Media Player Find out more about Pidgin Find out more about PDFCreator Find out more about Filezilla
Advanced
Filters
  • Programming Language: VHDL/Verilog ×
Refine your search
Translations
  • English (45)
  • Chinese (5)
  • German (5)
  • Spanish (4)
  • French (3)
  • Japanese (3)
  • Polish (3)
  • Russian (3)
  • Brazilian Portuguese (2)
  • Czech (2)
  • Esperanto (1)
  • Korean (1)
  • Persian (1)
License
  • OSI-Approved Open Source (184)
    • GNU General Public License version 2.0 (107)
    • GNU Library or Lesser General Public License version 2.0 (23)
    • BSD License (19)
    • GNU General Public License version 3.0 (14)
    • Academic Free License (12)
    • MIT License (10)
    • Apache License V2.0 (7)
    • GNU Library or Lesser General Public License version 3.0 (5)
    • Artistic License (3)
    • Common Public License 1.0 (3)
    • Open Software License 3.0 (3)
    • Common Development and Distribution License (2)
    • Fair License (2)
    • Artistic License 2.0 (1)
    • Eclipse Public License (1)
  • Public Domain (5)
Programming Language
  • C (69)
  • C++ (49)
  • Assembly (19)
  • Java (17)
  • MATLAB (14)
  • Python (11)
  • Perl (8)
  • Unix Shell (6)
  • Delphi/Kylix (4)
  • Tcl (4)
  • C# (3)
  • LabVIEW (2)
  • Simulink (2)
  • XSL (2)
  • Yacc (2)
Status
  • 1 - Planning (53)
  • 2 - Pre-Alpha (44)
  • 3 - Alpha (33)
  • 4 - Beta (31)
  • 5 - Production/Stable (26)
  • 7 - Inactive (2)
  • 6 - Mature (1)
OS
  • Linux (177)
  • Windows (159)
  • Mac (126)
  • Grouping and Descriptive Categories (85)
    • All POSIX (25)
    • OS Portable (21)
    • OS Independent (18)
    • All 32-bit MS Windows (15)
    • 32-bit MS Windows (10)
    • Classic 8-bit Operating Systems (4)
    • 64-bit MS Windows (3)
    • All BSD Platforms (2)
    • Project is OS Distribution-Specific (2)
    • Project is an Operating System Kernel (2)
    • Project is an Operating System Distribution (1)
  • Modern (48)
    • Linux (39)
    • WinXP (9)
    • Solaris (4)
    • OS X (3)
    • Vista (2)
    • Windows 7 (2)
    • FreeBSD (1)
  • BSD (25)
  • Other Operating Systems (11)
    • Other (8)
    • AmigaOS (1)
    • Console-based Platforms (1)
    • HP-UX (1)
Freshness
  • Recently updated (58)

Top Apps

Sort By
Most Popular
  • Most Popular
  • Last Updated
  • Name
  • Rating
  • Audio & Video
  • Business & Enterprise
  • Communications
  • Development
  • Home & Education
  • Games
  • Graphics
  • Science & Engineering
  • Security & Utilities
  • System Administration

Showing page 1 of 8.

  • Welec W2000a  Icon
    Welec W2000a

    Firmware development/ improvement for the digital storage oscilloscope "Welec 2000a- series".

    42 weekly downloads
  • Icarus Verilog Icon
    Icarus Verilog

    Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.

    31 weekly downloads
  • Free tools and cores for FPGAs Icon
    Free tools and cores for FPGAs

    Tools for FPGA development and IP cores. This project provides tools, cores and documentation to develope FPGA applications. The project focuses on VHDL.

    70 weekly downloads
  • MiniLA - logic analyzer SW & HW Icon
    MiniLA - logic analyzer SW & HW

    MiniLA logic analyzer software and hardware

    89 weekly downloads
  • adms Icon
    adms

    ADMS is a code generator that converts electrical compact device models specified in high-level description language into ready-to-compile c code for the API of spice simulators.

    21 weekly downloads
  • VeriWell Verilog Simulator Icon
    VeriWell Verilog Simulator

    VeriWell is a full Verilog simulator. It supports nearly all of the IEEE1364-1995 standard, as well as PLI 1.0. Yes, VeriWell *is* the same simulator that was sold by Wellspring Solutions in the mid-1990 and was included with the Thomas and Moorby book

    50 weekly downloads
  • Engineering tools on OSX Icon
    Engineering tools on OSX

    A collection of useful software packages to perform engineering tasks, especially electrical engineering and chip design. All packages come as shrink-wrapped installers for Apple's Mac OS X.

    44 weekly downloads
  • Blowfish VHDL Core Icon
    Blowfish VHDL Core

    BlowfishVHDL - free fully synthesizable Blowfish encryption algorithm hardware implementation.

    12 weekly downloads
  • sim-sim Icon
    sim-sim

    HDL Analyzer and Netlist Architect (HANA): An open source analysis and synthesis tool for design written in Verilog 2001 HDL

    13 weekly downloads
  • FPGA coprocessor floating point math lib Icon
    FPGA coprocessor floating point math lib

    libhdlfltp is a VHDL library of floating point operators, all of which are parametrized, synthesizable to FPGAs and cover a number of the core operators in math.h.

    21 weekly downloads
  • AVRILOS Icon
    AVRILOS

    Simple AVR OS

    17 weekly downloads
  • The HDL Complexity Tool Icon
    The HDL Complexity Tool

    The HDL Complexity Tool parses large complex hardware projects' source code to produce useful complexity results. GOALS: 1)Practical, effective and simple 2) Integrates with existing design flows 3) Used on real projects 4) Based on existing research

    5 weekly downloads
  • crc-gen-verilog-vhdl Icon
    crc-gen-verilog-vhdl

    CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C for Win32, bus easily portable for other platforms

    14 weekly downloads
  • FSMDesigner Icon
    FSMDesigner

    FSMDesigner4 is a C++ based implementation for a Finite State Machine (FSM) design tool with integrated Hardware Description Language (HDL) generation. FSMDesigner4 uses the Simple-Moore FSM model guaranteeing efficient fast complex control circuits.

    17 weekly downloads
  • vhdl npp plugin Icon
    vhdl npp plugin

    Its a VHDL plugin for Notepad++ which is simular with the one which is available on emacs (Copy a selcted entity port and then paste it as instatiation , Signals or as Testbench )

    12 weekly downloads
  • GXSM Icon
    GXSM

    Scanning Probe Microscopy Controller and Data Visualization Software

    6 weekly downloads
  • lfsr-counter-generator Icon
    lfsr-counter-generator

    A command-line application that generates Verilog or VHDL code for an LFSR counter of any value up to 63 bit wide. The code is written in C for Win32 platform

    10 weekly downloads
  • SystemVerilog FrameWorks(TM) Icon
    SystemVerilog FrameWorks(TM)

    This is a collection of tools and a code library to assist engineers who are developing SystemVerilog based verification environments. Components include utility libraries, scoreboard and shutdown manager implementation, register tool, etc.

    9 weekly downloads
  • Arcade Snake Game using verilog Icon
    Arcade Snake Game using verilog

    A arcade snake game purely written in verilog [ no asm or C ]

    7 weekly downloads
  • Pulse Programmer Icon
    Pulse Programmer

    A programmable signal generator and RF synthesizer for scientific experiments, especially quantum computing and quantum information processing. It includes hardware, firmware, software, and documentation, all under an open source license.

    3 weekly downloads
  • FALCON Object Recognition System Icon
    FALCON Object Recognition System

    This is the award-winning FALCON I object recognition system! Capable of tracking up to 12 different objects simultaneously, and with over 6 times the raw resolution of the CMUCam, this is one of the most powerful vision systems in its class.

    5 weekly downloads
  • FPGA-Based Oscilloscope Icon
    FPGA-Based Oscilloscope

    Oscilloscope components, including 100MHz quad A/D, VHDL code for Xilinx FPGA, and driver for Octave or Matlab.

    4 weekly downloads
  • Reconstrucción PUMA MA2000 con FPGA Icon
    Reconstrucción PUMA MA2000 con FPGA

    Este proyecto es una iniciativa para reconstruir la plataforma PUMA MA2000 de la empresa TeQuipment ltd. por medio de la implementación de un sistema empotrado basado en tecnología FPGA.

    4 weekly downloads
  • verilog compiler Icon
    verilog compiler

    A verilog language compiler written using Java and JavaCC. It produces a netlist, an ascii text file, of all the cell connections. It can compile very large circuits comprised of many modules.

    4 weekly downloads
  • GraphUIS Icon
    GraphUIS

    Este proyecto presenta GraphUIS, una implementación de un periférico de video en un FPGA como un diseño modular caracterizado por no tener memoria dedicada. Se desarrolló como un proyecto académico en la Universidad Industrial de Santander.

    2 weekly downloads
  • Back
  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • Next

Staff Picks

  • Icon Album Art Downloader
  • Icon Arch Bang
  • Icon DVDx
  • Icon Fink
  • Icon KeePass Password Safe
  • Icon LinCity-NG
  • Icon SamsChannelEditor
  • Icon Tiggit Indie Game Installer

Status Terms Privacy Cookies/Opt Out Advertise About Private Cloud SourceForge.JP
© 2012 Geeknet, Inc.